PCB Layer Calculation and Documentation Tool

User Guide

Speedstack PCB Stackup Design and Documentation

Polar Instruments Ltd

Polar Instruments Ltd. Garenne Park St. Sampson Guernsey Channel Islands GY2 4AF ENGLAND email: polarcare@polarinstruments.com

https://www.polarinstruments.com

MAN 199-2306

Speedstack User Guide

POLAR INSTRUMENTS LTD

COPYRIGHT

Copyright 2023 © by Polar Instruments Ltd. All rights reserved. This software and the accompanying documentation are the property of Polar Instruments Ltd. and licensed to the end user by Polar Instruments Ltd or its authorized agents. The use, copying, and distribution of this software is restricted by the terms of the license agreement.

Due care was exercised in the preparation of this document and accompanying software. Polar Instruments Ltd. shall not be liable for errors contained herein or for incidental or consequential damages in connection with furnishing, performance, or use of this material.

Polar Instruments Ltd makes no warranties, either expressed or implied, with respect to the software described in this manual, its quality, performance, merchantability, or fitness for any particular purpose.

DISCLAIMER

1. Disclaimer of Warranties

POLAR MAKES NO OTHER WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, REGARDING PRODUCTS. ALL OTHER WARRANTIES AS TO THE QUALITY, CONDITION, MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT ARE EXPRESSLY DISCLAIMED.

2. Limitation of Liability.

POLAR SHALL NOT BE RESPONSIBLE FOR DIRECT DAMAGES IN EXCESS OF THE PURCHASE PRICE PAID BY THE END USER OR FOR ANY SPECIAL, CONSEQUENTIAL, INCIDENTAL, OR PUNITIVE DAMAGE, INCLUDING, BUT NOT LIMITED TO, LOSS OF PROFITS OR DAMAGES TO BUSINESS OR BUSINESS RELATIONS, WHETHER OR NOT ADVISED IN ADVANCE OF THE POSSIBILITY OF SUCH DAMAGES, THE FOREGOING LIMITATIONS SHALL APPLY, NOTWITHSTANDING THE FAILURE OF ANY EXCLUSIVE REMEDIES.

TRADEMARKS

Copyright Polar Instruments Ltd. © 2023

Microsoft[®], Microsoft Windows[®], Windows 7[®], Windows 8[®], Windows 10[®], Windows 11[®] and Microsoft[®] Excel[®] are registered trademarks of Microsoft Corporation.

IBM[®] is the registered trademark of International Business Machines Corporation.

All other trademarks acknowledged.

Speedstack Specifications

Maximum layer count	128+
Via rules	Conventional, blind and buried
Materials library	Foils, Cores, RCC foils, Non-copper cores, Prepregs, Solder masks, Flexible cores, Bondply, Adhesive, Coverlays, Shields, Ident inks, Peelable masks
Post press compensation	Yes (user defined)
Finished thickness compensation	Copper coverage/simple percentage
Stackup calculation	Copper thickness, stackup thickness, dielectric thickness, solder mask thickness
Drill types	Mechanical, Laser, Laser stacked, Through plated
Drill-via fill types	Copper, Resin, Solder Mask, Non-Conductive, Conductive, Sintering Paste, Copper Paste
Back drill types	Back Drill Must Cut Layer No, Back Drill Must Not Cut Layer No, Back Drill Minimum Distance From Cut Layer, Back Drill Maximum Distance From Cut Layer, Primary Drill Size
Design rules check	Design logic, symmetry, copper balance, board thickness, manufacturing tests, resin starvation
Si8000m/Si9000e integration	Bi-directional copy/paste structure parameters
Flex-rigid modelling	Mesh/crosshatch ground plane modelling in conjunction with Polar Si8000m/Si9000e
Controlled impedance structures	100+ structures supported with impedance goal seeking and structure validation
Symmetrical stacks	Structure mirroring for symmetrical stacks
Loss/Frequency dependent modelling/graphing	Differential, Odd mode, Even mode graphed over a user-specifiable frequency range
Frequency dependent calculations (causal interpolation of dielectric constant)	Single frequency Er causal modelling using interpolation of Er v frequency employing Svensson- Djordjevic method
Result presentation	Length of line, Inches, Metres
Display series	All Losses, Impedance Magnitude, Inductance, Resistance, Capacitance, Conductance, Alpha, Beta
Surface roughness compensation	Smooth, Hammerstad, Groisse, Huray, Cannonball- Huray
Material library	On-line and on-premises
File import	IPC-2581 Rev B, Ucamco Job file, Ucamco Integr8tor and Ucam (.ssx), XML STKX and SSX, Zuken CR-8000
File export	CGen Coupon Generator, CITS File, Cadence Allegro (IPC-2581 Rev B), CSV, DXF, Gerber, IPC- 2581 Rev B, Mentor Graphics, v10.00, Stackup Image (JPEG, BMP, TIFF), Ucamco Integr8tor and Ucam (.ssx), XML STKX and SSX, Zuken CR-8000, Zuken DFM Center,

Personal Computer Requirements

Computer	IBM PC compatible
Processor	Pentium 1GHz or better
Operating system	Windows 10 or later
Environment	Requires .NET Framework v2.0 or above
System memory required	2GB recommended
Hard disk space required	200MB (min.)
Video standard	FHD (1920 x 1080*) 2 FHD (1920 x 1080*) monitors recommended
	* Note: refers to <i>effective resolution</i> (some systems automatically apply scaling to render text readable – i.e. <i>effective resolution</i> refers to the screen resolution after scaling.)
Licensing	Electronic: local FlexNet license
	Fixed: Parallel/USB key
	Floating FlexNet license (Windows servers only)

Guide to the manual

Introduction	Introduces Polar Instruments Speedstack.
Getting started with Speedstack	Steps through the process of creating a simple stack from a set of manufacturer's data.
Configuring Speedstack	Setting up the Speedstack environment including license options, crosshatch and structure defaults, goal seeking parameters and file locations.
Using Speedstack	Discussion of the Speedstack user interface; creating and editing stackups.
	Using Virtual Material mode; using Material Library mode
Design rule checking	Using the Speedstack Design Rule Checker to correct stackup design errors.
Adding controlled impedance structures	Working with the Si8000m/Si9000e field solvers to add controlled impedance structures to the stackup model. Using the goal seeking facilities of the field solver to obtain the correct impedance for a structure.
Frequency dependent calculations (Speedstack Si)	Working with frequency dependent calculations to produce graphs and tables of insertion loss v frequency for each stack substrate.
	Using causal modelling
	Using surface roughness compensation
Si Projects	Working with Si Projects in Speedstack with Si8000m and Si9000e
CITS test files	Creating CITS test files for controlled impedance structures in the stack
Speedstack Flex	Working with flex-rigid stackups – using the Speedstack Flex navigator
Speedstack HDI	Working with HDI builds – sequential lamination
The Speedstack materials libraries	Using the Speedstack materials libraries, creating new libraries, adding material to the library. Accessing the online libraries
Printing stackup reports	Printing Speedstack technical reports; using the stack data tables, drill data tables, controlled impedance data tables, bill of materials tables and frequency dependent tables and loss graphs

Contents

Speedstack User Guide	i
Introduction to Speedstack	1
Speedstack PCB Stackup Builder	1
Speedstack PCB	1
Lossless calculations	1
Speedstack Si	1
Frequency dependent calculations	2
Causal modelling	2
Surface roughness modelling	2
Speedstack Flex	2
Speedstack HDI	3
Rapid stackup creation	3
Easy stackup editing	3
High quality documentation and file format	4
Integration with the Si8000m/Si9000e	4
Materials library	5
Online / on-premise materials libraries	5
Library filtering	5
On-premise material library	5
Speedstack's Virtual Material mode	5
Preferred builds	6
Dimensional information	6
High layer count boards	6
Supplier management	6
Graphical interface	6
Grid View	6
Structure View	7
Interfacing with other systems	7
Importing and exporting stackup information	7
Converting imported electrical layers to cores	8
Structure net classes	8
Installing Speedstack	9
Installing and activating Speedstack	9

Obtaining a Speedstack license	9
Uninstalling the software	9
Getting started with Speedstack	10
Online tutorial guides	10
Stackup Templates	10
Using Speedstack Stackup Builder	11
Speedstack Stackup Builder	11
The Stackup Editor	11
The Speedstack main screen	12
The Stackup Build and Construction Window	13
Changing the Stackup View	14
Panning in the stackup window	14
Structure view	15
Selecting a structure / stepping through the structures	17
Selecting structures with the structure view	17
Filtering by layer	18
Exporting the structure view	19
Grid View	20
Using Grid View	20
Recalculating the impedances	20
Using the Controlled Impedance window	21
The Speedstack menu system	21
The File menu	21
Creating new stackups and projects	22
Using the Stackup wizard in Material Library mode	22
Using the Stackup Wizard in Virtual Material Mode	23
Specifying preferred core thickness	24
Opening projects	24
Saving stackups	24
Saving projects	24
Searching for stackups and project files	25
Supplying search criteria	25
Importing Stackup information	27
IPC-2581 Rev B	27
Setting import options	28
Setting display options	28
Sorting layer information	28
Assigning layer functions	28
Setting loss values	29 20
Ucamco Job Files	30

Integr8torJob files	31
XML files	32
Zuken CR-8000	32
Ucamco Integr8tor and Ucam format (.ssx)	32
Converting imported electrical layers to cores	32
Exporting stackup information	33
Exporting to Coupon Generator (CGen)	33
Export CITS File	34
Generating printed output	34
DXF, Gerber, CSV and XML files	34
Stackup images	34
Controlled Impedance Data (image)	35
See Structure View – Exporting the structure view	35
Cadence Allegro (IPC-2581 Rev B)	35
Choosing export options	35
Mentor Graphics	36
Zuken CR-8000/DFM Centre	36
Ucamco Integr8tor and Ucam	36
Assigning properties to projects and stackups	36
Backing up stackups and libraries	36
Opening recent files	36
The Edit menu	37
Material Library and Virtual Material modes	37
The View menu	38
Proportional Stack Viewer	38
The Tools menu	39
The Units menu	39
External Utility	39
The Help menu	39
Configuring Speedstack	40
Environment and default settings	40
General Options	40
Structure Defaults	41
Licensing	41
Choosing default file locations	42
Specifying goal seeking parameters	42
Setting user defaults	43
Specifying default CITS test file parameters	43
CITS test methods	43
Choosing background and stackup layer colours	44
Miscellaneous Options	44

Hatch Defaults	45
Rebuild and Calculate Structures	45
Manufacturing Constraints	45
Editing and adding constraints	46
Set Target Stackup Thickness/Enable Finishing	48
Finishing Options	49
Simple Percentage Method	49
Copper Coverage method	49
Virtual Material mode	50
Working with external utilities	51
The Speedstack toolbar	52
File operations	52
Stack building operations	52
Editing the stackup	53
Copying and pasting materials	53
Changing plane types	53
Applying finishing	54
Changing the stackup view	54
Managing the materials library	54
Exchanging data with the Si8000m or Si9000e Field solver	55
Creating and editing stackups (Virtual Material mode)	56
Material Library and Virtual Material modes	56
Using the Stackup Wizard (Virtual Material mode)	56
Setting basic stack data	58
Foil and Core builds	58
Sequential HDI builds	59
Adding drills	61
Adding microvias	61
Editing the stack	64
Changing material properties	64
Choosing Symmetrical mode	64
Changing the material description	64
Changing electrical layers	65
Setting hatched planes	65
Adding controlled impedance structures	66
Calculating the structure impedance	67
Goal Seeking the target impedance	68
Mirroring structures	68
Rebuilding the stack	69

Creating and editing stackups (Material Library mode)	70
Using the Stackup Wizard (Material Library Mode)	70
Electrical layer count	70
Build type	70
Choosing stackup materials	71
Adding layers	71
Nominating power planes and mixed layers	72
Adding drill information	72
Changing the stackup view	74
Filtering Materials	74
Saving stackups	74
Creating stackups manually	75
Consistency of units	75
Editing the stack	75
Adding layers to the stackup	76
Adding a core layer	76
Editing the selected layer properties	78
Adding data file names	79
Changing a layer function	79
Exchanging layers	80
Adding prepreg layers	80
Choosing the Display Data fields	81
Adding a foil layer	81
Adding solder mask layers	82
Adding the Ident layers	83
Adding a drill	83
Drill capping	85
Mechanical drills Drill Cap option	85
Laser drills Drill Cap option	85
Deleting drills	86
Adding stack vias	87
Via stub removal (controlled depth drilling / back drilling)	88
Specifying back drills	89
Specifying back drill information	90
Adding notes	90
Deleting a layer	90
Copying a layer	90
Copying material properties	91
Moving materials	93
Applying finishing	93
Mirror Builds	94
Symmetrical Builds	95

Creating a new stack	95
Adding a prepreg layer in Symmetrical Mode	95
Adding a second prepreg layer	96
Adding foil, LPI Mask and Ident layers	97
Assigning ground planes	98
Using Ormet [®] Z-axis Interconnect	99
Adding Ormet [®] Z-Axis Interconnects	100
Design rule checking	101
Viewing design rule errors	101
Correcting design rule errors	102
Creating and using manufacturing constraints	103
Editing constraints	105
Adding controlled impedance structures	106
Shield materials and controlled impedance / insertion loss	106
Adding a controlled impedance structure	107
Choosing reference planes	108
Controlled impedance toolbar	111
Structure Browse Control	111
Calculate Displayed Structure	112
Snap Parameters and Calculate Structure	112
Changing parameter values	112
Goal seeking with Speedstack	113
Goal seeking with the Si8000m/9000e	113
Changing layer functionality	114
Switching layer types and reallocating structures	115
Increasing the layer count	119
Structure net classes	121
Working with Si Projects in Speedstack and Si8000m/Si9000e	123
Si Projects	123
Transferring structures from Speedstack to the field solver	123
Adding/deleting and modifying structures	125
Frequency dependent loss calculations (Speedstack Si only)	126
Frequency dependent parameters	127
Presentation of results	128
Graph settings	128
Displaying the loss budget	130
Material and surface roughness properties	130
Dielectric loss	130
Conductor losses – surface roughness compensation	131

Surface roughness compensation methods	132
Hammerstad/Groisse methods	132
Huray method	133
Printing the technical report	135
Speedstack Si to Si9000e data transfer	136
Sharing structure properties	136
Transferring structures between Speedstack and Si9000e	139
Transferring a single structure	139
Solving for impedance	139
Running frequency dependent calculations	140
Transferring multiple structures via Si Projects	141
Modifying structures	143
Creating CITS test files	144
Exporting the CITS test file	144
Working with flex-rigid stackups	145
Speedstack Flex	145
The graphical stackup display	145
Flex-rigid stacks	145
Mesh / Crosshatch ground planes	146
Internal Coverlays	146
Definable colours per material	146
Enabling Speedstack Flex/HDI	146
Adding a flexible core	146
Using the Navigator	148
Adding stacks	148
Defining new stacks defined by layers	148
Adding a flex stack Defined by layers	149
Adding materials to the sub-stack	150
Adding a new stack Duplicating the master	151
Copying and pasting stacks	152
Removing stacks	152
Aligning materials in the navigator	152
Displaying the stack in Proportional View	154
Using the Ruler within Proportional view	155
Working with HDI builds	157
Speedstack HDI	157
Easy graphical stackup display	157
Sub-stack reordering	157
HDI builds	157

Sequential plan	157
Drill plan	157
Creating the target stack with the Stack Editor	157
Disabling materials in the sub-stack	160
Exposing the cores	162
Using the Sequential Plan	164
Using the Drill Plan	165
Exposing cores	167
Working with multiple press cycles	168
Printing the Navigator screen	168
Using Speedstack materials libraries	169
Working with the materials libraries	169
Materials library toolbar	170
Library filter toolbar	170
Opening a library	171
Opening and appending a library	171
Filtering Materials	171
Filtering for an exact match	171
Filtering with multiple criteria	172
Filtering for an inexact match with Like	172
Creating a new library	173
Loading the new library at start up	173
Importing material to the Speedstack materials library	173
Importing from local material files	173
Replacing existing material tables	174
Adding material data to an existing library	174
Adding new material to the data tables	174
Importing material to the data tables	175
Library sample files	175
Creating a new materials library table	176
Adding material data to an existing library	177
Selecting Materials from the Library	177
Column Order (Materials Library)	177
Arranging Columns in Library Forms	177
Locking the library	178
Using the Online Library	179
Importing from the Polar Online Library	179
Filtering libraries by frequency	179
On-Premise libraries	180
Downloadable mlbx files	180

Choosing material files	180
Printing stackup information	182
Speedstack Report Printer toolbar	183
Speedstack Report Printer menu system	184
File menu	184
Options menu	185
Print Setup	185
Page Setup	185
Stack Data Table	185
Stack Data Columns…	186
Show Expanded Drills	187
Controlled Impedance Data Table	188
Grouping structures by layer	189
Sorting impedance structures by type	189
Frequency dependent loss graphs	191
Drill DataTable	192
Showing expanded drills	192
Bill of Materials Table	193
Choosing the bar code font	195
Choosing the start/stop character	195
Footer	196
Suppressing the footer	196
Using the expanded footer	196
Overriding the footer labels	196
Note Field Aliases	197
Print Order	197
General options	198
Confidential notice	199

Introduction to Speedstack

Speedstack PCB Stackup Builder

Polar Instruments Speedstack PCB Stackup Builder is designed to accelerate the PCB stack design process and deliver significant reductions in the amount of time consumed in PCB stackup documentation and control. Given designer specifications the PCB fabricator can use the Speedstack Stackup Builder to create in just a few steps the most cost effective stack for the range of available materials. Speedstack offers interconnect designers (PCB layout engineers), PCB front-end engineers and fabricators a fast and professional solution to layer stackup creation and documentation. Speedstack provides formal documentation for everyone involved in ensuring the correct materials are used in the build process.

Speedstack PCB

Speedstack PCB is a versatile PCB layer stackup design tool featuring powerful and easy to use graphical stackup editing capabilities. For PCB fabricators Speedstack PCB interfaces with the industry standard Polar Si8000m PCB Multiple Dielectric Controlled Impedance Field Solver.

Lossless calculations

Speedstack PCB includes a link and license for the Si8000m, using the proven Si8000m to provide the impedance data for the stack. In addition, Speedstack PCB licence holders have full access to the stand alone Si8000m Quick Solver.

Speedstack PCB is especially tailored for PCB fabricators and PCB brokers – anyone with a requirement to design or communicate controlled impedance PCB stackups.

Speedstack PCB customers are able to share stackups and read impedance requirements from designers who are using Speedstack Si PCB Insertion Loss Field Solver.

Speedstack Si

For electronic engineers involved in stackup design Speedstack Si interfaces with the Polar Si9000e PCB Insertion Loss Field Solver. Both Speedstack Si and Speedstack PCB are able to directly output controlled impedance test files associated with each stackup. For the fabricator this is an ideal way to link the impedance test requirements to a particular job. For the OEM this offers a clear method of sending impedance test specifications out to suppliers or brokers. Designers and fabricators can work together and select the best material combinations for minimising build costs. Fabricators can share their in house material libraries with OEMs and ensure the most effective material choice is employed in the build.

Frequency dependent calculations

Speedstack Si caters for frequency dependent calculations and adds comprehensive insertion loss calculation capability into Speedstack; insertion loss can be graphed over a userspecifiable frequency range. Frequency dependent structure properties allow for insertion loss calculation: trace conductivity, frequency range and result presentation mode. Loss results can be shown in dB/m, dB/inch or dB/LL (length of line.)

Causal modelling

Frequency dependent parameters include length of line, trace conductivity, dielectric constant and loss tangent, frequencies of interest and causal extrapolation points for each substrate and also support amalgamated dielectric structures. Frequency dependent calculations employ causal interpolation of dielectric constant using Svensson-Djordjevic modelling. Library materials tables include dielectric constant and loss tangent fields and substrate causal extrapolation reference points values may be set either manually or automatically from the library (virtual material mode supports loss tangent in laminates and soldermask.)

Surface roughness modelling

Speedstack includes surface roughness compensation in frequency dependent calculations, supporting Hammerstad, Groisse and Cannonball-Huray surface roughness modelling methods.

Bidirectional copy and paste between Speedstack and the Si9000e transmission line field solver allows for quick transfer of structure parameters.

Technical reports optionally include insertion loss graphs for user-nominated structures.

Speedstack Flex

Speedstack Flex allows OEM designers to create accurate and efficient flex-rigid PCB stackups in just a few minutes, with error-free documentation for tighter control over the finished board. For PCB fabricators, Speedstack Flex provides the flexibility to quickly calculate the impact of substituting alternative materials to improve manufacturability and reduce cost while maintaining the specified parameters and performance of the board. Speedstack Flex can be used in conjunction with the Si8000m and Si9000e field solvers when modelling and documenting mesh/crosshatch ground. Structure data and mesh geometry can be readily shared between Speedstack and the field solvers. The Navigator provides a clear contextual view of the rigid and flexible stacks within a flex-rigid build and allows easy alignment of displayed materials between stacks. The associated technical report also supports different materials on the same dielectric layer, improving the clarity of documentation between the stackup designer and fabricator.

Speedstack HDI

Speedstack's Navigator quickly guides you through the sequential sub-stack lamination sequence and presents the complete assembly in a parsed graphical display that shows each phase of the multi-step lamination sequence of an HDI PCB. There is no limit to the number of press cycles that can be documented.

Resin check / excess resin algorithms determine the order in which the materials are pressed together and return useful resin percentage information that can be used to determine potential de-lamination problems.

User-definable settings within the navigator allow engineers to display layers in transparent, invisible or 3D mode. Speedstack HDI makes re-ordering and renaming sub-stacks quick and easy with the Navigator. This is especially useful for HDI constructions.

Rapid stackup creation

Users may specify the stackup semi-automatically with the powerful Stackup Wizard or alternatively build the stack manually, layer by layer. Speedstack is flexible and allows full manual editing of stacks created by the Stackup Wizard.

Easy stackup editing

The Speedstack allows the user to view stackup in 2D or 3D format. Layer and material annotation is clear and easy to read and each layer may be selected and queried to display the associated material type and properties, including the associated data file. Visible drill information ensures that designers instantly know which layers support conventional, blind and buried vias.

Speedstack allows you rapidly to build and share stacks and verify via aspect ratios and track spacing rules. The stack file contains base material information combined with layer description and a complete listing of transmission line structures deployed in the stack. Keeping all stack information in one file ensures that manufacturing data is accurately shared between original designer and fabricator.

Speedstack's Stack Editor provides efficient and time-saving features such as Copy/Paste Material properties so the stack designer can copy all properties from a selected material and then paste user-selectable property groups to other materials.

Speedstack allows the designer to retain and re-allocate structures when changes are made to the electrical layers of the stackup. This enables reallocation of structures after the following stackup changes:

Adding and deleting foils and/or cores – increasing or reducing the layer count

Moving foils and cores – maintaining the layer count

Exchanging two different thickness cores within the stack

Copying and pasting foils or cores – increasing the layer count

High quality documentation and file format

Speedstack saves the stack in efficient electronic format and outputs stack graphics in a variety of formats to suit your requirements. Stack data may be output in GERBER, DXF, BMP, JPEG, TIFF and XML. In addition, the stack data can be exported in comma-separated form for inclusion in other systems. Speedstack's high quality customisable printouts make it easy to discuss alternate builds and pricing impacts with fabricators.

Applications engineers, front end and production engineers benefit from receiving stack information in an intuitive, easy to understand format. The Speedstack .sci file contains full details of the layer stackup of a particular job. If changes are necessary or preferred stacks are to be shared with customers, Speedstack can cut the time for documentation and information sharing to a fraction of the time taken when employing traditional methods such as spreadsheet, word processor or presentation software.

Integration with the Si8000m/Si9000e

Speedstack is fully integrated with the Polar Si8000m Controlled Impedance and the Si9000e PCB Transmission Line Field Solvers so the user can quickly add controlled impedance structures to layers in the stackup. The designer or board fabricator can use the Goal Seek facility of the Si8000m/Si9000e field solvers to arrive rapidly at the controlled impedance structure parameters to produce the target impedance.

Materials library

Speedstack supports a flexible materials library. This allows the designer to use standard materials data and also provides the facility to create new material libraries. PCB fabricators can also build libraries of commonly stocked materials to give interconnect designers visibility of the materials held in stock. Speedstack thus supports three types of library – custom user libraries of materials, generic designer libraries of materials of given dielectric characteristics (for example, thicknesses) along with a comprehensive set of materials libraries from PCB base material suppliers who are members of the Polar Speedstack Material Partner program.

Online / on-premise materials libraries

The Speedstack Material Library includes an online library to allow users to download material library MLBX files from the Polar website. The online material library feature provides the user with a list of available library files from suppliers in the Speedstack Material Library Partner program.

Library filtering

Materials can be filtered by supplier and by the frequency at which the dielectric constant and loss tangent (Dk and Df) are specified. On selection the file is downloaded and is either appended to the existing data or replaces the existing data.

On-premise material library

Speedstack also includes an on-premise option to allow for customers on Polarcare support who cannot connect to the online library due to network security restrictions; contact <u>polarcare@polarinstruments.com</u> with your Polarcare contract number to obtain the latest material library.

Speedstack's Virtual Material mode

Speedstack provides *Virtual Material* mode allowing you to build and experiment with stackups (for example, to examine the effects on impedance structures of different trace widths or dielectric heights) without requiring real materials to be entered into a materials library. In Virtual Material mode you will use the Stackup Wizard to enter a few details about the stack, the number of layers, overall board thickness, plane and mixed layers, etc., along with solder mask and copper thickness and build type (foil, core or HDI) and drills. Speedstack will then build a stack to the specified board thickness by equally distributing the dielectric regions. If a preferred core thickness is specified the software will maintain the dielectric thickness for core regions but then equally distribute prepreg regions to reach the target board thickness.

Preferred builds

PCB fabricators are able to create and share preferred builds and exchange the associated information with designers. Build data also includes blind and buried via specification. This simplifies the task of sharing stackup and drilling information between board shops and the design community.

Dimensional information

Finished board thickness is a critical dimension in many applications; Speedstack keeps track of the finished PCB thickness and tolerance and allows fabricators the flexibility of adding in-house post-press thickness for prepreg layers. Additionally, Speedstack takes into account plating thickness where appropriate.

High layer count boards

On boards with high layer counts it can be very easy to make a change that would produce a non-symmetrical stack. The Speedstack Design Rules Check monitors symmetry across the stack, and ensures that material symmetry is maintained. Speedstack also makes it easy to set the symmetrical build mode to ensure that any changes you make are applied equally across the stack.

Supplier management

When multiple-sourcing PCBs or when moving from prototype to volume production, the stack and fabrication design rule checks ensure that the manufacturing capabilities of your chosen suppliers are not overlooked. In addition the professional documentation output ensures that layer stack information is accurately conveyed to PCB suppliers.

Graphical interface

Speedstack offers an easy to interpret graphical interface. Clearly showing the layers supporting blind and buried vias, Speedstack also records the data file for each layer (including ident and peelable mask layers). The graphical interface is especially designed to simplify the process of communication between interconnect designer and fabricator. OEMs who need to manage boards sourced from multiple suppliers will also find this facility invaluable. In addition to physical layers Speedstack adds mask and notation for electrical layers.

Grid View

Speedstack's Grid View provides a single grid-based dialog where all materials can be edited from the same screen. This allows the user rapidly to change the properties of multiple materials and then apply all the changes simultaneously. Editable fields include Layer Name, Description, Dielectric Constant, Loss Tangent and Processed Thickness.

The tabular data in Grid view can be exported to Microsoft Excel for editing and the edited version imported from Microsoft Excel into Grid View. Changes made in Grid View are reflected in the main Stackup Editor and can be saved back to the original stackup design.

Structure View

Structure View presents an interactive overview of the controlled impedance / insertion loss structures that exist on the stack up, offering enhanced visibility of all impedance structures from the main edit view. Positioned to the right of the stack up within the Stack Editor window, structures are aligned with the stackup electrical layers on which they have been defined.

Interfacing with other systems

Speedstack is able to load an XML file on launch. If an XML file (.stkx) filename parameter is specified on the command line it will import this file into Speedstack.

Speedstack can call an external program / utility / script via the External Utilities menu options. The menu items are configured within the Configuration option.

Importing and exporting stackup information

IPC-2581 Rev B

Speedstack incorporates Import from and Export to IPC-2581 Rev B option with interactive interface, supporting stackupmaterial and structure information

Ucamco

Speedstack incorporates the facility to read in files in XML format and Ucamco Job File format, providing comprehensive integration with Ucamco and will import files from and export to both Ucam and Integr8tor.

Zuken

Speedstack integrates directly with the Zuken CR-8000 Design Force and Zuken Design Force DFM Center PCB manufacturing pre-processing and CAM system, simplifying material communication in the supply chain. Designers can define layers in DFM Center then export to Speedstack to define materials and provide a fully documented stackup in a format widely recognised by both PCB supply chain managers and fabricators.

Stacks may be exported to the Polar CGen Coupon Generator for subsequent processing into test coupons. The Export CITS File option will create test files for Polar CITS controlled impedance test systems.

Speedstack can generate printed output in DXF, Gerber, CSV and XML, as well as graphic image formats JPEG, BMP and TIFF.

Export options also include Cadence Allegro, CSV, IPC-2581 Rev B and Mentor Graphics.

Import / export XML file formats support frequency dependent structure properties.

Converting imported electrical layers to cores When importing stackup data from some CAD / CAM systems only the electrical layers are defined, so copper layers may appear adjacent each other. Speedstack allows conversion of two adjacent electrical layers into core or flexible core materials using the Convert to Core function.

Structure net classes

Speedstack is able to import and store up to five net class names with each structure. These net class names provide a link to the matching impedance nets inside the ECAD PCB layout system.

Installing Speedstack

Installing and activating Speedstack

It will be necessary to install and activate the product license and set operating options prior to building stacks or performing calculations with Speedstack. See *Configuring Speedstack*|*Licensing* to select the associated field solver and purchased options.

Obtaining a Speedstack license

Speedstack is license using the FlexNet Publisher licensing service. Contact <u>Polarcare@polarinstruments.com</u> for installation/activation directions.

Download the software from the supplied link. Unpack and save the installation file to a suitable folder then run Setup.

Uninstalling the software

Caution: Prior to uninstalling, make a copy of the Speedstack folder structure and data files and store in a safe place.

To uninstall the Speedstack software:

Windows 7/8

Choose Settings|Control Panel; select Programs and Features and right click Speedstack and choose Uninstall.

Windows10/11

ſ	j	File Explorer				Click The Windows Settings Icon and Choose Apps.
4	ŝ	Settings	;			From The List of Apps And Features click Speedstack then click Uninstall
	Ċ	Power				
1		⊒ i	-			

Getting started with Speedstack

Online tutorial guides

Polar's web site provides online downloadable quick start and version specific user guides to familiarize users with the operation and features of the software.

From the Help menu choose Speedstack Help to download the Getting Started guide, along with tutorials for stack editing, managing materials libraries, manufacturing constraints and controlled impedance structures:

https://www.polarinstruments.com/help/speedstack/tutorials/

Download the user guide for your Speedstack version:

https://www.polarinstruments.com/help/speedstack/Nrmstart.htm

Stackup Templates

Polar's web site provides online downloadable prebuilt sample templates and associated technical reports (suitable for Speedstack 2019 or higher) to familiarize users with the operation and features of the software.

https://www.polarinstruments.com/support/stackup/templates.html

The stackup templates listed include both materials and drills and are typical of standard stacks used in PCB construction and can prove useful as a starting point when building your own stacks.

Stackup samples include core and foil build models in both material library and virtual library modes (see *Creating and editing stackups*) for rigid stackups, flex-rigid stackups and multiple press cycle HDI stackups.

Click on the link above or on the Polar web site navigation bar click Resources|Stackup Templates and download the Speedstack template project (.sci) file; save to a convenient location and the use the Open Project command in Speedstack to view and edit the stackup.

Note that the sample stackups are shown with dimensions in microns.

Using Speedstack Stackup Builder


Speedstack Stackup Builder

Double-click the Speedstack icon to start the Speedstack program and display the Stackup Editor.

The Stackup Editor

The Stackup Editor screen displays all details of the stack, including copper and prepreg materials, solder masks and ident layers, drilling information, controlled impedance structures and design rule check results.

Controlled impedance structure data may be transferred between Speedstack and the associated Polar Si8000m or Si9000e field solver to goal seek for the target structure dimensions.



Speedstack main screen

The Speedstack main screen


The Speedstack main screen comprises:

- The Stackup Build and Construction Window — where the board stackup is built and edited. Materials from an extensive library of cores, prepregs, foils, solder masks, bondply, adhesives and shields supplied by manufacturers in the Speedstack Material Partners program are added to the stackup in the Stackup Editor. The Stackup Build and Construction Window includes Structure View which presents an interactive overview of the controlled impedance / insertion loss structures that exist on the stackup, offering enhanced visibility of all impedance structures from the main edit view. Positioned to the right of the stackup within the Stack Editor window, in 2D view structures are aligned with the stackup electrical layers on which they have been defined.
- The Grid View Window provides a single grid based dialog view of the stack where all materials' descriptions can be edited from the same screen.
- The Controlled Impedance window displaying the controlled impedance structures (if any) for the selected layer. Structures may be added or deleted and recalculated after editing. The Controlled Impedance window also contains a Mirror Structures function for a symmetrical stack and a Goal Seek function which will adjust the structure's trace widths for a target impedance.
- Stackup Editor/Notes tab a free form text area for explanatory or commentary notes
- Design Rules Check (DRC) tab allows design rules and manufacturing constraints to be specified and violations displayed
- Stackup Information properties area table containing information related to the whole stackup
- Selected Item Information area properties table containing the attributes of the layer currently selected in the stackup
- The Controlled Impedance Results tab summarizing the controlled impedance structures within the stack
- The Menu bar drop-down context sensitive menus containing all the Speedstack Editor commands
- The Tool bar incorporating short cut tool buttons to the most common menu commands

The Stackup Build and Construction Window

The Stackup Build and Construction Window is where the board stackup is built and edited. New stacks are created and existing stacks edited in this window. Stacks are portrayed as a not-to-scale pictorial representation of the sequence of materials in the stackup.

Materials from the Speedstack library of products, an extensive library of cores, prepregs, foils, solder masks, bondply, adhesives and shields supplied by manufacturers in the Speedstack Material Partners program, are added and arranged in the stack via the Build and Construction Window.




Speedstack PCB Build and Construction Window allows the OEM designer rapid creation of accurate and efficient rigid and flex-rigid PCB stackups, and provides error-free documentation for tighter control over the finished board.

The interactive graphical interface also provides the PCB fabricator the flexibility to quickly calculate the effect of substituting alternative materials within the stack to improve manufacturability and reduce cost while maintaining the specified parameters and performance of the board.

Speedstack Si Build and Construction Window is ideal for the designer, fabricator or PCB technologist who needs to manage PCB stackups with both impedance and insertion loss control. In addition to incorporating Polar's proven insertion loss field solver capability, Speedstack Si allows rapid import and export of insertion loss projects into the Si9000e Insertion Loss Field Solver so you can analyse your stack up design in detail.

Changing the Stackup View

The Stackup Window provides a full representative nonscale view of the stackup and, optionally, all the controlled impedance and insertion loss structures in the stack.




The View menu allows for zooming in for a detailed view of sections of the stack. Use the Zoom In (Ctrl + +Key) command to focus on the section of interest. Zoom in and out 0f the view with the mouse wheel.

Panning in the stackup window

Use the mouse to pan horizontally across the stackup window.

Vertical panning is enabled when the height of the displayed stackup exceeds the height of the editor window




Click into the stackup and drag it up and down into position.

Structure view



Show / Hide Structure View

Structure View presents an optional interactive overview of all the controlled impedance and insertion loss structures that exist on the stack, offering enhanced visibility of all impedance structures from the main edit view. To access Structure View drag the stackup to the left or use the Show / Hide Structure View button. Structure View is positioned to the right of the stackup within the Stackup Editor.



Structure View - 3D View



Click the 2D View icon. In 2D view, structures are aligned with the stackup electrical layers on which they have been defined – see below.

2D View

Polar Speedstack Stack Up Builder: Stack : Eval Imperial.stk Project : Eval Imperial.sci	- 0
ile Edit View Tools Units External Utility Help	
) 🖿 🛦 🕅 🖸 🖃 (; ` 🗙 🖸 🖚 💳 🗮 💒 🗒 🚍 🎾 🤇	アプア 1 I 🦗 🎕 🐸 🥭 🗍 🏥 🏦 📠 😹 😣
	Stack Up Editor DRC : 4 Controlled Impedance CI Results
	学 ぷ 🏟 🖮 🔜 🔜 🔤 🗘 🗶 🖊 🛑
	All I< < 1 of 4 > >I
	Edge Coupled Costed Microsoftp 18
	51 W2
	C2 C1 C2 C3
	Displaying 4 structures on All Layers
	Target Zo: 75 Target Zdiff: 100
	Target 20:75 Target 2df1:100 Single-Ended Differential wer 1 4
	Zo W1/W2 Zdff W1/W2 S1 W1/W2
SM Liquid PhotoImageable Mask Fol Cooper Foll	
	2 0000
Core FR4Core	1 2 polarinstruments.com
	5,000
·	s coco Substrate 1 Height H1 6.3500
Core FR4 Core	14000 4 101.28 4200 8.5000 4200 Substrate 1 Dielectric Er1 4.2000
	14000° 5 5,0000 Lower Trace Width W/1 7.6500
	S 0000 Upper Trace Width W2 (6.6500
	3 0000 Trace Separation S1 8.1150
Core FR4 Core	14000 6 Trace Thickness T1 1.4000 14000 7 Coating Alone Substrate C1 1.0000
	County Above Substation (1.5650
Foll CopperFoll	Coating Above Frace C2 1.000
SM Liquid PhotoImageable Mask	Coating Between Traces C3 1.0000 Coating Dielectric CEr (4.0000
	Coaung Dielectric CEF 4.0000
	Differential Impedance Zd 100.29
	Target Impedance 100.00
	Target Tolerance % 10.00
Mis/Thous Target Stack Up Thickness = 60.0000 Stack Up Thickness = 60.8	8600 Stack Up Thickness with Soldermask = 62.8600 V/22.09.01
Mils/ Thous Target Stack Up Thickness = 60.0000 Stack Up Thickness = 60.8	J600 Stack Up Thickness with Soldermask = 62.8600 V22.09.01

Structure View - 2D View

Click Zoom Extents from the View menu and drag the stackup so that the stackup and structure view are both displayed in the Stackup Editor window



Structures are arranged left to right in ascending order of Target Impedance, (in the stackup above, 50Ω then 75Ω then 100Ω) then by Structure Type.

All structures of the same Target Impedance and Structure Type will be positioned in the same column


In this example there are two 50Ω structures in Column 1, two 75 Ω structures in Column 2 and three 100Ω structures in Column 3

The column header contains the Target Impedance, Structure Type and the stackup layers containing the structures.

_		Target Single- Layer 1, 8	Ended	Target Zo Differenti Layer 1, 4, 8	ial		
Zo	W1/W2	Zo	W1/W2	Zdiff	W1/W2	S1	W1/W2


The Column Cell displays the structure's calculated impedance and Lower / Upper Trace Widths (W1 / W2) and Trace Separation (S1).








Use the Structure Browse Control to select a structure or step through the structures. In the graphic below the first structure is displayed.



Use the arrow keys to step though the structures.


Selecting structures with the structure view

To select a specific structure within the structure view click on the structure trace within the column cell. The structure is selected in the structure view (shown highlighted in blue) and the stackup and the Controlled Impedance tab.




Filtering by layer

Speedstack can display all the layers and structures within the stack or just the structures on a layer of interest.




To display just the layer of interest click the layer in the stackup and click the Filter by Layer button



Click into an empty area in the Stackup Editor window to cancel the selection and display the whole stackup.

Exporting the structure view

From the File menu choose Export and choose Controlled Impedance Data (image)




Choose the file format (JPEG, BMP, TIFF, or PNG)/

Specify the image quality if appropriate and the background and supply the path and filename

Format JPEG	C BMP	C TIFF	C PNG
Low Quality			High Quality
1 1		00%	· · /
White Back	ground		
Output Path ar	nd Filename —		
Path):\Pola	ar\Speedstack\S	tacks\M-Board co	ontrol.jpg
		Save File	Cancel

The Structure View is exported with the chosen options.



Grid View



The Grid View window provides a grid-based dialog view of the stack permitting multiple material properties to be edited from a single screen.

Using Grid View

This allows rapid and direct user amending, for example, of the Finished Thickness / Isolation Distance of multiple materials without having to open the properties dialog of each material.


ack Up dection dex	Material Class	Material Element	Electrical Layer	Material Layer Type ID	Layer Name	Description	Dielectric Constant	Loss Tangent	Processed Thickness
0	CSTPrePreg	Mask		SM		Liquid PhotoImageable Mask	4.1000	0.0195	1.0000
1	CSTFoil	Copper	1	Foil	Тор	Coppe Foill			1.4000
2	CSTPrePreg	Dielectric		PP		PrePreg 1080	4.2000	0.0195	1.9500
3	CSTCore	UpperCopper	2		Inner 2				1.4000
3	CSTCore	Dielectric		Core		FR4 Core	4.2000	0.0195	3.0000
3	CSTCore	LowerCopper	3		Inner 3				1.4000
4	CSTPrePreg	Dielectric		PP		PrePreg 3080	4.2000	0.0195	2.7760
5	CSTPrePreg	Dielectric		PP		PrePreg 1651	4.2000	0.0195	5.5520
6	CSTPrePreg	Dielectric		PP		PrePreg 1651	4.2000	0.0195	5.5520
7	CSTCore	UpperCopper	4		Inner 4				1.4000
7	CSTCore	Dielectric		Core		FR4 Core	4.2000	0.0195	12.0000
7	CSTCore	LowerCopper	5		Inner 5				1.4000
8	CSTPrePreg	Dielectric		PP		PrePreg 1651	4.2000	0.0195	5.5520
9	CSTPrePreg	Dielectric		PP		PrePreg 1651	4.2000	0.0195	5.5520
10	CSTPrePreg	Dielectric		PP		PrePreg 3080	4.2000	0.0195	2.7760
11	CSTCore	UpperCopper	6		Inner 6				1.4000
11	CSTCore	Dielectric		Core		FR4 Core	4.2000	0.0195	3.0000
11	CSTCore	LowerCopper	7		Inner 7				1.4000
12	CSTPrePreg	Dielectric		PP		PrePreg 1080	4.2000	0.0195	1.9500
13	CSTFoil	Copper	8	Foil	Bottom	Copper Foil			1.4000
14	CSTPrePreg	Mask		SM		Liquid PhotoImageable Mask	4.0000	0.0195	1.0000

Note: the text of the Layer Name, Description, Processed Thickness, Dielectric Constant and Loss Tangent fields can be edited. Other fields are read-only.

To edit the text within a field, click on the field to select the text and amend or supply the new descriptive text for each material type as required – click Apply to apply the changes. The new values will be reflected in the Stackup Editor.

Recalculating the impedances

If a field value is edited that would cause the impedance of a structure to change, Speedstack will request a rebuild to recalculate the new impedance.






Rebuild and recalculate

Using the Controlled Impedance window

The Controlled Impedance window displays all the controlled impedance structures and associated parameters for the selected layer.



All < < 1 of 4 > >

Step through the structures with the structure browse control – structures with the impedance within tolerance are shown in green, structures where the impedance is outside the specified tolerance range are shown in red.

The Speedstack menu system

The File menu

Stackups that incorporate controlled impedance structures are saved as *projects*.

The File menu allows for:

- Creation of new stackups and projects
- Opening and saving stackups and projects
- Searching for stackup and project files
- Generating printed output
- Importing and exporting existing stackups and projects and data files from companies providing data exchange with Speedstack.

Creating new stackups and projects

New stackups and projects may be created manually or with the assistance of the Stackup Wizard which steps the user through the process of choosing the build type (foil, core or sequential HDI,) specifying the number of layers in the stack, the stack target thickness, plane and mixed/signal layers, drilling type (through plated/non-through plated.) and selection of materials.

Note: The actual Wizard options available will depend on whether Material Library mode or Virtual Material mode has been selected.

le			
New		•	Stackup Wizard Ctrl+N
Open Project	Ctrl+O		Empty Stackup Ctrl+Shift+N
Open Stack	Ctrl+Shift+O		
Search	Ctrl+F		
Save Project	Ctrl+S		
Save Project As	Ctrl+Shift+S		
Save Stack			
Save Stack As			
Export		•	
Import		×	
Print		×	
Properties	Ctrl+l		
Recent Files		×	
Exit	Ctrl+Q		

See Material Library and Virtual Material modes.

Using the Stackup wizard in Material Library mode Choosing the Stackup wizard in Material Library mode displays a dialog that allows the user to choose the build configuration and specify actual materials from the Speedstack material library

🧘 Stack Up W	/izard (Material Library Mode)		– 🗆 X
General Layer count	8	Planes and Mixed Layers	
Build Type	Core	Plane Layers	Mixed Layers
Materials Soldermask	Liquid Photolmageable Mask SM/ Clear	4 5 6	4 5 6
Foil	Clear	7	7 8
Prepreg	Clear	Clear	Clear
Prepreg	PrePreg 7628 PP/005 Clear		
Prepreg	Clear	Drilling	
Core	FR4 Core CO/006 Clear	Through-Plated	Non Through-Plated
			Apply Cancel
Stack Up Thickne	ess: 57.48032 (Mils)	Stack Up Thickness with Solderm	iask: 59.44882 (Mils)

Stackup Wizard (Material Library mode)

Using the Stackup Wizard in Virtual Material Mode Choosing the Stackup wizard in Virtual Material mode displays a dialog that allows the stack designer to build and experiment with a stackup without requiring real materials to be entered into a materials library.

Stack Up Wizard (Virtual Material Mode)		
Positive Tolerance % 10 Negative Tolerance % 10 Symmetrical Plane Layers Mixed Lay 1 2 3 4 5 6 7 8 4 5 6 7 8 4 5 6 7 8	Image: Nominal Dielectric Constant 1921 Nominal Loss Tangent Solder Mask Top Solder Mask Dielectric Constant Solder Mask Dielectric Constant Solder Mask Loss Tangent Solder Mask Thickness Preferred Core Thickness Copper Thickness Build Type Image: Solder	4.2000 0.0195 Solder Mask Bottom ✓ 4.0000 0.0195 1.0000 5.90551181102362 2.9527559052 ∧ 3.937007874C 5.90551181102362 2.7827559052 ∧ 1.0000 5.90551181102362 1.25984225 39.37007874C ∨
<previous next=""></previous>		Finish Cancel

Stackup Wizard (Virtual Material Library)

In Virtual Material mode the designer specifies stack details: the number of layers, overall board thickness, plane and mixed layers, core or foil build type, solder mask and copper thickness along with any transmission lines required on a layer. Supply values for the material and solder mask thicknesses, dielectric constant and loss tangent to match the required design values.



Apply Finishing



Reset Finishing



Preferred Core Thickness

Note: In Virtual Material mode the designer is working with finished dimensions so the Apply Finishing and Reset Finishing toolbar icons are disabled and shown greyed out.

Speedstack will then build a stack to the specified board thickness by distributing the dielectric regions equally.

Specifying preferred core thickness

If a preferred core thickness is specified Speedstack will maintain the dielectric thickness for core regions but equally distribute prepregs to reach the target board thickness. Values can be selected from a drop-down list and modified and edited as required.

Opening projects

Stackups that incorporate controlled impedance structures are saved as projects. Click Open Project and navigate to the project folder; projects are saved as .sci files. The stackup along with all its design rule checking settings and controlled impedance information is loaded.

Saving stackups

Click the Save button to save the stackup. Users are recommended to save the stackup frequently during the stackup creation process to avoid data loss; stackups are saved as .stk files.

Saving projects

Use the Save Projects command to save a stackup along with its controlled impedance structures.

Searching for stackups and project files

When creating new stackups and projects it will often be found convenient and timesaving to reuse an existing stack or project, modifying as required and the saving as a new stack or project. From the File menu choose Search and click Change Folder to navigate to the collection of stacks.

E Select Search Folder(s) -		×
File Types		
Stack (.stk)		
Stack with Controlled Impedance (.sci)		•
Default Path		
C:\Program Files (x86)\Polar\Speedstack	Samples	
Change Folder		
Search Sub Folders		
Apply	Car	ncel

Choose from stacks and/or projects (stacks with controlled impedance); click Apply. The stackups and projects within the chosen folder structure are displayed.

Supplying search criteria

By default, all stack and project files in the folder are listed. The search may be refined by specifying layer count and board thickness.

For example, to display only 8-layer stacks click the Layer count check box and in the Number of Layers text box specify 8.

Search Existing Stacku	p Files					-		×
Filter								
Layer Count	$\overline{\mathbf{v}}$	Number Of Layers	8					
Board Thickness		Minimum Thickness	0	Maximum	Thickness	2000		
					Clear Fi	ter Filte	er	
Stack Data								
Number Of Layers	Actual Thickness	Planes	0.5oz/18microns	1oz/35microns	2oz/70microns	File Name		
8	1640.84	4, 5	1, 8	2, 3, 4, 5, 6, 7		AP517.sci		
8	1189.08	2, 3, 6, 7	1, 2, 3, 4, 5, 6, 7, 8			PCi_8_Layer_2_Do	ublets_w_h	atch
8	1510.28	3, 6	1, 8	2, 3, 4, 5, 6, 7		Speedstack v20_06	Sample.so	i i

Similarly, check Board Thickness and specify minimum and maximum thickness to display only matching stacks.

Click Clear Filter to restore the display to all stack and project files.

Filter							
Layer Count		Number Of Layers	8				
Board Thickness		Minimum Thickness	0	Maximum	Thickness	0	
					Clear Filt	Filter	
Stack Data							
Number Of Layers 👘	Actual Thickness	Planes	0.5oz/18microns		2oz/70microns	File Name	Fil
12	59.8	2, 5, 7, 11		1, 2, 3, 4, 5, 6, 7, 8		Doublet-2.sci	C:\I
12	59.8	2, 5, 7, 11		1, 2, 3, 4, 5, 6, 7, 8		Doublet-Simple.sci	C:\l
12	59.8	2, 5, 7, 11		1, 2, 3, 4, 5, 6, 7, 8		FlexRigid_12Layer_Step1.	
12	88.1496	4, 6, 7, 9				Qualcomm v14 test.sci	C:\I
10	63.77	3, 5, 6, 8	1, 2, 9, 10	3, 4, 5, 6, 7, 8		10-layer-sequentiallam-mil	
10	62.9724	3, 5, 6, 8	1, 2, 9, 10	3, 4, 5, 6, 7, 8		10-layer-sequentiallam-mn	
10	42.5197	3, 5, 6, 8	1, 2, 3, 4, 5, 6, 7, 8			AP523_HDI.sci	C:\I
10 10	60.8582 60.8582	3, 5, 6, 8	1, 2, 9, 10	3, 4, 5, 6, 7, 8		fred.sci HDI_PressCycles_mm_Cu	C:\
10	60.8582	3, 5, 6, 8 3, 5, 6, 8	1, 2, 9, 10	3, 4, 5, 6, 7, 8 3, 4, 5, 6, 7, 8		test.sci	C:\I
8	64.6	4, 5	1, 2, 9, 10	2, 3, 4, 5, 6, 7		8-Layer-sample.sci	C:\I
8	62.6772	3,6	2, 3, 6, 7	2, 3, 4, 3, 6, 7		AP528-real.sci	C:\I
0	C2 E004	3,0	2, 5, 6, 7			ADE20 V/MM ani	C-11
							•
mpedances							
Target Value Up	per Signal Layer 🛛 🕴	Single Ended Differential	Coplanar B	roadside Trace W	idth Trace Thicl	kness	
				12	0.7087		
				8	0.7087		
100 1							
100 1 50 4				6	1.378		
100 1 50 4 100 4				4	1.378	_	
100 1 50 4 100 4 50 7				□ 4 □ 6	1.378 1.378	- 10	
100 1 50 4 100 4 50 7 100 7				4 6 4	1.378 1.378 1.378		
100 1 50 4 100 4 50 7				□ 4 □ 6	1.378 1.378		

Step through the resulting list, choose the matching stack or project and click Load File.

Importing Stackup information

Speedstack incorporates the facility to read in files in:

IPC-2581 Rev B format

Ucamco Job File format

XML STKX and SSX formats

Zuken CR-8000 format

Ucamco Integr8tor and Ucam format

Import •	IPC-2581 Rev B	
	Ucamco Job File	Import
	XML File (.stkx)	Clear Rules
	Zuken CR-8000	Clear Nules
	Ucamco Integr8tor and Ucam (.ssx)	

IPC-2581 Rev B

Speedstack can import Stackup and impedance structure data using the IPC-2581 Rev B XML file format. Use the IPC-2581 Rev B command to import IPC-2581 Rev B (XML) files using the interactive interface. The stack shown below displays both stackup material and structure information. The foil, prepreg, core and solder mask material data grid colours are determined by the Speedstack Configuration,

0.0504.511.4					51.5					
C-2581 File Informat Filename C:\F Revision B Units INC	rogram Files (x86)∖Polar∖Spe	vedstack\Samples\AP517.xml	Revision 17.1	t generated the r Instruments Lt .21725 r Instruments Lt	d Speedstack	-	Import Cancel Notes: 0		-25 ORT	5 8 3
Calculate Upper	Layer Name(s) as Material	Type afault Etch Factor (3.000µm) None	Display Options All (Stack Up and Stack Up Data onl Structure Data onl	У)		o edit the data displayed below selec	t the row, right-clic	k menu and c	choose th
Speedstack Layer Number	Layer Name	Specification Name	Layer Function	Side	Thickness	Sequence	Material Description	Resin Content	Dielectric Constant	Loss Tanger
	STACKUP THICKNESS				0.068600					
	LEGEND_TOP	LEGEND_TOP_SPEC	LEGEND	ТОР	0.002000		Screened Ident			
	SOLDERMASK_TOP	SOLDERMASK_TOP_SPEC	SOLDERMASK	ТОР	0.001000	2	Liquid PhotoImageable Mask		4.000	
1	LI	L1_SPEC	SIGNAL	TOP	0.001400	3	Copper Foil			
	DIELECTRIC_1	DIELECTRIC_1_SPEC	DIELPREG	INTERNAL	0.003400	4	PrePreg 3113	53.00	4.200	0
	DIELECTRIC_2	DIELECTRIC_2_SPEC	DIELPREG	INTERNAL	0.003400	5	PrePreg 3113	53.00	4.200	0
2	L2	L2_SPEC	MIXED	INTERNAL	0.002100	6	FR4 Core			
	DIELECTRIC_3	DIELECTRIC_3_SPEC	DIELCORE	INTERNAL	0.008000	7	FR4 Core	45.00	4.200	0
3	L3	L3_SPEC	SIGNAL	INTERNAL	0.001400	8	FR4 Core			
	DIELECTRIC_4	DIELECTRIC_4_SPEC	DIELPREG	INTERNAL	0.003600	9	PrePreg 3113	53.00	4.200	0
	DIELECTRIC_5	DIELECTRIC_5_SPEC	DIELPREG	INTERNAL	0.003600	10	PrePreg 3113	53.00	4.200	0
4	L4	L4_SPEC	PLANE	INTERNAL	0.001400	11	FR4 Core			
	DIELECTRIC_6	DIELECTRIC_6_SPEC	DIELCORE	INTERNAL	0.008000	12	FR4 Core	45.00	4.200	0
5	L5	L5_SPEC	PLANE	INTERNAL	0.001400	13	FR4 Core			
	DIELECTRIC_7	DIELECTRIC_7_SPEC	DIELPREG	INTERNAL	0.003600	14	PrePreg 3113	53.00	4.200	0
	DIELECTRIC_8	DIELECTRIC_8_SPEC	DIELPREG	INTERNAL	0.003600	15	PrePreg 3113	53.00	4.200	0
6	L6	L6_SPEC	SIGNAL	INTERNAL	0.001400	16	FR4 Core			
	DIELECTRIC_9	DIELECTRIC_9_SPEC	DIELCORE	INTERNAL	0.008000	17	FR4 Core	45.00	4.200	0
7	L7	L7_SPEC	MIXED	INTERNAL	0.002100	18	FR4 Core			
	DIELECTRIC_10	DIELECTRIC_10_SPEC	DIELPREG	INTERNAL	0.003400	19	PrePreg 3113	53.00	4.200	0
	DIELECTRIC_11	DIELECTRIC_11_SPEC	DIELPREG	INTERNAL	0.003400	20	PrePreg 3113	53.00	4.200	0
8	L8	L8_SPEC	SIGNAL	BOTTOM	0.001400	21	Copper Foil			
	SOLDERMASK BOTTOM	SOLDERMASK BOTTOM SPEC	SOLDERMASK	BOTTOM	0.001000		Liquid PhotoImageable Mask		4 000	

The dialog above provides user guidance through the import process.

The IPC-2581 File Information pane displays useful file data including the file name, revision and units. IPC-2581 supports inches, millimetres and microns.

The Software Package pane details the application (including the revision and vendor) that generated the IPC-2581 file.

Setting import options

Set the import options to control how the IPC-2581 data is allocated in Speedstack:


-Import Options

- Assign IPC-2581 as Material Supplier
- ✓ Assign IPC-2581 Layer Name(s) as Material Type
- ✓ Calculate Upper Trace Widths (W2) using Default Etch Factor (3.000µm)

The material type can optionally be derived from the layer name and the upper trace width can be derived from the given trace width and default etch factor.

Setting display options

From the Display Options dialog pane choose to display all data or stackup or structure data only



Sorting layer information

The stackup imported from the IPC-2581 file is shown in data grid form. Data can be sorted by column – click on each column header to sort in ascending or descending order by sequence, layer number, layer name, etc.

Assigning layer functions

During the import process it may be necessary to consult the board authority or design documentation to ascertain the function of each layer, signal, plane, dielectric, core, etc.; the Layer Function determines the layer / material type.

Right click each layer and use the Set Layer Function to assign the layer its designated function.


Set Layer Function to	SIGNAL
Set Dielectric Constant / Loss Tangent values	PLANE
	MIXED
	DIELCORE
	DIELPREG
	DIELADHV
	SOLDERMASK

Setting loss values

Dielectric constant and loss tangent values can be set for each layer; select the layer (it will highlight in blue) and then right click the layer, the dialog should show the current values; enter each value and click Apply.

Set Dielectric Constant / Loss Tangent Values		
Dielectric Constant	4.200	Apply
Loss Tangent	0.035	Cancel

With all the editing completed, click Import to bring the file into the Speedstack Editor.



The imported stack can be processed using the Speedstack editing functions.

Ucamco Job Files

The .Job file format contains a varying amount of stackup information depending upon the how the system has been configured by the Ucam user.

Speedstack will import files from both Ucam and Integr8tor.

Choose File|Import|Ucamco Job File|Import and select the .job file and click Open. The Ucamco .Job File Import dialog is displayed:

	Ucamco .Job File Import				
Please map each Speedstack materia	Please map each .Job layer / drill class assignment to the equivalent Speedstack material type:				
	 Select a class from the right-most list Click the button to nominate the material / layer type 				
Job Extra Assig	gnments				
Solder Mask	_	netref 🗨			
Idents	-	netref help outline			
Peelables	-	PAS TZD MGL			
Job Layer Assi	gnments	PZD			
Signal	-	fluid			
Mixed	-	fluid solid mixed			
Power	-				
Hatched	_				
.Job layer classe	s that are unassigned will b	e imported as Signal			
Job Drill Assign	nments				
Laser					
Plated	•	drill production			
Nonplated					
Reset	A	pply Cancel			

The .Job file contains user-definable material / drill class definitions so it will be necessary to map these definitions to the various Speedstack material and drill types.

To apply assignments select the class from the drop down list then click the associated button to nominate the material or layer type. Click Apply.

Note: Where stack data are not included in the .job file it will be necessary to include or update properties (for example, solder mask properties such as thickness and dielectric constant) before adding impedance structures.

Integr8torJob files

When Integr8tor files are imported the Ucamco .Job File Import dialog is displayed as shown below.

	Ucamco .Job File In	nport			
Please map each .J Speedstack materia	Please map each .Job layer / drill class assignment to the equivalent Speedstack material type:				
	om the right-most list to nominate the material / la	yer type			
Job Extra Assig	nments				
Solder Mask	-	paste 💌			
Idents	•	paste silk soldermask			
Peelables	•				
Job Layer Assig	gnments				
Signal	•	outer 💌			
Mixed	•	inner			
Power	-				
Hatched	-				
Job layer classes	s that are unassigned will be	e imported as Signal			
Job Drill Assign	ments				
Laser	•	plated 🗸			
Plated	-	rout			
Nonplated	•				
Reset	A	oply Cancel			

Select the assignment options as described above and click Apply. Click Reset to clear the assignments.

Clear Rules

The Clear Rules command will delete all previously learned rules.

XML files

Choose File Import XML File (.stkx), select the .stkx file for import and click Open.

Zuken CR-8000

Choose File|Import|Zuken CR-8000 format, select the .stkx file for import and click Open.

Ucamco Integr8tor and Ucam format (.ssx) Choose File|Import|Ucamco Integr8tor and Ucam format, select the .ssx file for import and click Open.

Converting imported electrical layers to cores When importing stackup data from some CAD / CAM systems only the electrical layers are defined. In this case copper layers may appear adjacent each other in the Stackup Editor. Speedstack allows the user to quickly convert two adjacent electrical layers into Core or Flexible Core materials using the Convert to Core function.

Select the adjacent layers within the stack – Speedstack adds the Convert to Core command to the Edit menu.

Convert To Core	Core
	Flexible Core

Select the Core type – Speedstack displays the core library; select the core – the layers are converted into the selected core; note that when converting two foils to a single core material the lower copper trace will be shown inverted.

Consider the stack below. Using 'Convert to Core' alongside other Speedstack editing functions, an electrical layer only stackup can be converted into a useful fully defined stackup containing full definitions of foils, prepreg and core materials.

ID					 	 	_
1 Foil	1	712	-				0.0
Foil			-				0.0
3 Foil			-	-			0.0
4 Foil			-				0.0
Foil	I		-				0.0
i Foil	I		-				0.0
7 Foil	I		-				0.0
B Foil			-				0.0
ID					 	 	-


Add a prepreg layer between layers 1 and 2.

Repeat for layers 3 and 4, 5 and 6 and 7 and 8.

Select layers 2 and 3 and convert to a core.

Repeat for layers 4 and 5, 6and 7.

The resulting stack should appear similar to the stack below.



Exporting stackup information

Speedstack incorporates the facility to export stack data to external programs. From the File menu choose Export and choose the format from the Export sub-menu.

Coupon Generator (CGen)	
CITS File	
DXF	
Gerber	
Stackup Image	
Controlled Impedance Data (image))
Cadence Allegro	•
CSV	
IPC-2581 Rev B	
Mentor Graphics	•
XML File (.stkx)	•
Zuken CR-8000	•
Zuken DFM Centre	•
Ucamco Integr8tor and Ucam (.ssx)	•
Support Information	

Exporting to Coupon Generator (CGen)

Stacks may be exported to Polar CGen Coupon Generator (the stack will be exported via the *Speedstack Clipboard*) for processing into test coupons. Click Export To | Coupon Generator (CGen) – open CGen and from the File menu, import the Speedstack Clipboard (see *CGen User Guide*.)

Export CITS File

Use the Export CITS File to create test files for Polar CITS controlled impedance test systems. Supply board details via the Board Details dialog.

Customer	Green Park Ccts	
Board Type	Main Controller	
Part Number	MC1234	
Revision Number	Rev 1.03	
Notes		

Click Make File to generate .cif files (CITS test files).

Generating printed output

Speedstack can generate printed output in DXF, Gerber, CSV and XML, as well as graphic image formats.

DXF, Gerber, CSV and XML files

Choose DXF..., Gerber..., CSV... or XML File and navigate to a suitable folder, name the file as appropriate and save.

Stackup images

Speedstack can export stackup images in JPEG, BMP, TIFF and PNG file formats. Select from 2D or 3D displays.

🏥 Export StackUp Image		×
Output Selection	Format © JPEG C BMP C TIFF	C PNG
C Current Stack Shown in Editor	Low Quality	High Quality
Output Path and Filename		
	Save File	Cancel

Use the Low Quality – High Quality slider to specify JPG quality. Choose the Flex-Rigid Overview (All Stacks) to display the master stack and associated sub-stacks or just the Current Stack Shown in Editor. Specify the destination folder and file name and save.

Controlled Impedance Data (image)

See Structure View – Exporting the structure view

Cadence Allegro (IPC-2581 Rev B)

Speedstack supports reading/writing in IPC-2581 Rev B formatted data. Choose the Cadence Allegro/IPC-2581 Rev B option and supply the file name and destination folder: the Export IPC-2581 Rev B dialog is displayed.

-2581 File Inform	ation		Software Package (tha	t generated the	file)		Export	1		
evision B	\Program Files (x86)\Polar\Spe	edstack\Samples\Eval Imperial.xml	Revision 22.	edstack 7.20 ar Instruments Li	td	_	Cancel Notes: 1			2 58 rtiu
Export Calculate	npedance as the IPC-2581 lmp ad Impedance as the IPC-2581 ielectric Constant value : 3.5	1 Impedance data	Display Options All (Stack Up and Stack Up Data on Structure Data on	ly)		o edit the data		below select the row, right-click menu	and choose t
Speedstack Layer Numbe	Layer Name	Specification Name	Layer Function	Side	Thickness	TolPlus	TolMinus	Sequence	Material Description	Resin Conte
	SOLDERMASK_TOP	SOLDERMASK_TOP_SPEC	SOLDERMASK	тор	0.001000	0.000000	0.000000	1	Liquid Photolmageable Mask	
1	L1	L1_SPEC	SIGNAL	ТОР	0.001400	0.000000	0.000000	2	Copper Foil	
	DIELECTRIC_1	DIELECTRIC_1_SPEC	DIELPREG	INTERNAL	0.001950	0.000000	0.000000	3	PrePreg 1080	
2	L2	L2_SPEC	SIGNAL	INTERNAL	0.001400	0.000000	0.000000	4	FR4 Core	
	DIELECTRIC_2	DIELECTRIC_2_SPEC	DIELCORE	INTERNAL	0.003000	0.000000	0.000000	5	FR4 Core	
3	L3	L3_SPEC	PLANE	INTERNAL	0.001400	0.000000	0.000000	6	FR4 Core	
	DIELECTRIC_3	DIELECTRIC_3_SPEC	DIELPREG	INTERNAL	0.002776	0.000000	0.000000	7	PrePreg 3080	
	DIELECTRIC_4	DIELECTRIC_4_SPEC	DIELPREG	INTERNAL	0.005552	0.000000	0.000000	8	PrePreg 1651	
	DIELECTRIC_5	DIELECTRIC_5_SPEC	DIELPREG	INTERNAL	0.005552	0.000000	0.000000	9	PrePreg 1651	
4	L4	L4_SPEC	SIGNAL	INTERNAL	0.001400	0.000000	0.000000	10	FR4 Core	
	DIELECTRIC_6	DIELECTRIC_6_SPEC	DIELCORE	INTERNAL	0.012000	0.000000	0.000000	11	FR4 Core	
5	L5	L5_SPEC	SIGNAL	INTERNAL	0.001400	0.000000	0.000000	12	FR4 Core	
	DIELECTRIC_7	DIELECTRIC_7_SPEC	DIELPREG	INTERNAL	0.005552	0.000000	0.000000	13	PrePreg 1651	
	DIELECTRIC_8	DIELECTRIC_8_SPEC	DIELPREG	INTERNAL	0.005552	0.000000	0.000000	14	PrePreg 1651	
	DIELECTRIC_9	DIELECTRIC_9_SPEC	DIELPREG	INTERNAL	0.002776	0.000000	0.000000	15	PrePreg 3080	
6	L6	L6_SPEC	PLANE	INTERNAL	0.001400	0.000000	0.000000	16	FR4 Core	
	DIELECTRIC_10	DIELECTRIC_10_SPEC	DIELCORE	INTERNAL	0.003000	0.000000	0.000000	17	FR4 Core	
7	L7	L7_SPEC	SIGNAL	INTERNAL	0.001400	0.000000	0.000000	18	FR4 Core	
	DIELECTRIC_11	DIELECTRIC_11_SPEC	DIELPREG	INTERNAL	0.001950	0.000000	0.000000	19	PrePreg 1080	
8	L8	L8_SPEC	SIGNAL	BOTTOM	0.001400	0.000000	0.000000	20	Copper Foil	
	SOLDERMASK BOTTOM	SOLDERMASK_BOTTOM_SPEC	SOLDERMASK	BOTTOM	0.001000	0.000000	0.000000	21	Liquid PhotoImageable Mask	

Choosing export options

Use the dialog to modify, if necessary, the file information details and choose the export options.

Export Options	
Export Target Impedance as the IPC-2581 Impedance data	
C Export Calculated Impedance as the IPC-2581 Impedance da	ita
Assign resin rich Dielectric Constant value : 3.5000	Apply

Specify whether Speedstack's target or calculated impedance is to be used to populate the IPC-2581 file.

Supply a value for dielectric constant and click Apply. Click Export.

Mentor Graphics

Choose the Mentor Graphics option, choose the file version and supply the file name and destination folder. (Note the .ssx file extension.)

Zuken CR-8000/DFM Centre

The Zuken CR-8000 and DFM Center PCB manufacturing pre-processing and CAM systems integrate directly with Polar Instruments' Speedstack PCB system. Choose the file version, navigate to a suitable folder and save the file (XML format).

Ucamco Integr8tor and Ucam

Choose the Ucamco Integr8tor and Ucam option and file version and supply the file name and destination folder. (Note the .ssx file extension.)

Assigning properties to projects and stackups

The stack file Properties dialog may be displayed automatically each time a new stackup is created (see Tools|Options|General) and provides a range of text fields for descriptive information, stackup name, stackup author, company name, file create date, version, etc.

From the File menu choose the Properties command to add descriptive text fields — information contained in the Properties dialog will be displayed on stackup printouts.

To display the Properties dialog each time a new stackup or project is created, from the Tools menu choose Options and click the check box below on the General tab

Display File Properties Dialog for New Stackups and Projects

Backing up stackups and libraries

It is strongly recommended that stackup files (assigned the .stk extension), project files (assigned the .sci extension) and library files (assigned the .mlbx extension) be backed up to a secure location.

Opening recent files

Click Recent Files to select and open a file from the most recently used file list.

The Edit menu

Add		•	Foil
Add Cl Structure		_	Core
			RCC
Delete	Del		
Swap	Ins		Non Copper Core
Сору	Ctrl+C		Prepreg Solder Mask
Paste Above	Ctrl+V		Solder Mask
Paste Below	Ctrl+Shift+V		Flex Core
Properties	Ctrl+Shift+I		Bondply
Set To Signal		_	Adhesive
Set To Plane			Coverlay
Set To Mixed			ldent
Set To Hatched			Peelable
			Drill
Hatch Profile			
Move Up	Ctrl+Up		
Move Down	Ctrl+Down		
FlexNav Move Up	Ctrl+Shift+Up		
FlexNav Move Down	Ctrl+Shift+Down		
Undo	Ctrl+Z		
Redo	Ctrl+Shift+Z		
Set Stack Default Colo	urs		
Reset All NVDP Attribu			

The Edit menu contains the commands necessary to create and modify board stackups. The designer or fabricator works within the free-form stackup build and construction window and in Materials Library mode adds layers of foil, core, prepreg, etc., from the materials library.

Material Library and Virtual Material modes

Speedstack provides the option to switch easily between Material Library and Virtual Material modes allowing the stack designer to build and experiment with stackups (for example, to examine the effects on impedance structures of different trace widths or dielectric heights) without requiring real materials to be entered into a materials library.

Controlled impedance structures can be added to the stack. When Add CI Structure is selected Speedstack switches to the Controlled Impedance pane and allows the designer to add structures appropriate for the selected layer. The items that can be edited depend upon whether the StackupEditor or Controlled Impedance tab is selected. Layers can be changed to signal, plane, mixed or hatched, moved up or down or copied and pasted, or assigned properties as required.

Use the Delete and Swap commands to delete materials or swap materials from the Materials Library.

The View menu

Use the View menu to change the Stack Editor display whilst adding or removing materials or modifying or refining the stack.

View		
2	2D View	Ctrl+Shift+2
3	D View	Ctrl+Shift+3
Z	Zoom In	Ctrl++
Z	Zoom Out	Ctrl+-
Z	Zoom Extents	Ctrl+0
0	Default View	Ctrl+9
C	Open Navigator	F4
F	Restore Navigato	r
P	Proportional Stac	k Viewer F5
C	Open Material Lik	orary Ctrl+L
C	Open User AppDa	ata Folder

The View menu allows Speedstack to display the stackup in a 2-dimensional or 3-dimensional aspect.

Zoom In to get a close-up view of the stack or Zoom Out to see more of the stack at a reduced size. Zoom Extents will adjust the zoom level to display the whole stack.

Hint: Click the mouse centre button/wheel to Zoom Extents.

With the Flex / HDI option installed choose the Open Navigator command to view the master and associated substacks. The floating Navigator window may get covered by other application windows when switching between programs; – use the Find Navigator to display a reduced Navigator window at the top left screen corner.

Proportional Stack Viewer

Use the Proportional Stack Viewer to display the stack currently selected in the Stack Editor so the material thicknesses are shown proportional to each other. This can be informative as a visual aid, especially when considering the dielectric thicknesses between electrical layers.

The Tools menu


Use the Tools menu to configure Speedstack.

Тоо	ls	
	Options	Ctrl+Shift+O
	Manufacturing Constraints	Ctrl+M
	Set Finishing Method	Ctrl+N
	Set Target Stackup Thickness / En	able Finishing Ctrl+T
	Virtual Material Mode	Ctrl+Shift+Y
	Language	•

The Options command displays the configuration options, manufacturing constraints, target stack thickness and finishing options. See *Configuring Speedstack* for details.

The Units menu

Use the Units menu to select the stackup units, Microns, Mils/Thous, Millimetres or Inches



External Utility

Use the External Utility commands to start a program external to Speedstack. The programs are defined in the Configuration Options|External Ulilities dialog.

The Help menu

Use the Help menu commands to access the User Guide for the current Speedstack version or tutorials relating to common Speedstack operations.

Review the licensing terms with the License and About Speedstack commands.

Configuring Speedstack

When first run, the Speedstack environment is initialised to its factory settings. These may require adjustment before outputting a finished stackup and/or project. Default settings are changed using Tools|Options, Tools|Manufacturing Constraints and Tool|Set Finishing Options.

Environment and default settings

From the Tools menu choose the Options command to display the Configurations Options dialog.

C 2D	Display Data Display Fields 1 and 2 are reserved for Layer Numbers and Layer Types Display Field 3 Description Vone						
Units O Mils/Thous I Microns O Millimetres O Inches							
 Open last used file on application Display File Properties Dialog 							

General Options

Choose the Default Stackup View – 2D or 3D; select the data fields that will appear alongside the stack in the Stack Editor

Display Field 3	Display Field 4		Display Field 5	
Description	None	-	Base Thickness	•
Supplier Supplier Description Description Stock Number Type	None Base Thickness Finished Thickness Copper Coverage Isolation Distance Dielectric Constant	>	Finished Thickness Copper Coverage Isolation Distance Dielectric Constant Resin Content Tg	^
	Resin Content Tg	~	Colour Data Filenames	¥

Choose the stackup units; Speedstack supports Mils/Thou, Microns, Millimetres and Inches. Click the Open last used... check box to specify that Speedstack should open the last used file on start-up.

Note: Processed Thickness is the Finished Thickness for copper layers and Isolation Distance for dielectric layers.

Clicking the Display File Properties Dialog... will display the File Properties Dialog each time a new stackup or project is initiated.

Structure L	Defaults
-------------	----------

Structures			Board Thickness	
	Default	Snap To		
Lower Trace Width (W1)	250.00	5.00	Board Thickness	1600.00
Upper Trace Width (W2)	247.00	5.00	Plus %	
Lower Ground Strip Width (G1)	2500.00	5.00	Minus %	10
Upper Ground Strip Width (G2)	2475.00	5.00	Drilling	
Trace Separation (S1)	250.00	5.00	Drining	
Ground Strip Separation (D1)	250.00	5.00	Minimum Hole Size	500.00
Trace Offset (01)	0.00	5.00		
Separation Region Dielectric (REr)	4.0000			

When adding new controlled impedance structures default values (shown above in microns) are entered for the structure parameters. Use the Structure Defaults tab to specify the default structure parameters, for example trace widths and separations board thickness and minimum drill hole size.

The Snap To value may be set for each parameter. Note that although all Snap To values shown above are set to 5.00 microns, each parameter value can be set individually.

Licensing

Use the Licensing tab to tick the purchased licensing options.

- C Speedstack License Only
- C Enable Speedstack PCB and Si8000m link
- Enable Speedstack Si and Si9000e link

License Options:

- Speedstack Flex / HDI License (SF)
- Hatch Mode License (XFE)
- Speedstack Import / Export License (IO)
- Speedstack / Ucamco Integration License (UCAMCO)

To activate the Speedstack controlled impedance function, ensure that the Si8000 or Si9000 is installed; from the Licensing tab choose either Use Polar Si8000m License or Use Polar Si9000e License option as appropriate.

Choosing default file locations

Select default materials library file			
C:\Program Files (x86)\Polar\Speedstack\Samples\Speedstack Metric.mlbx	Browse		
Select default folder to store Stack Up (*.stk) files			
C:\Program Files (x86)\Polar\Speedstack\Samples			
Select default folder to store Material Filter (*.mlf) files			
C:\Program Files (x86)\Polar\Speedstack\Samples\Filters	Browse		
Select default folder to store custom print settings (*.prs) files			
C:\Program Files (x86)\Polar\Speedstack\Samples\Filters	Browse		

Use this dialog to choose which materials library the Speedstack uses at start-up. Click the File Locations tab and use the Browse button to navigate to the library (.mlbx) file.

The File Locations tab provides for default locations for stackup or project files, Material Filter (.mlf) files and custom print settings (.prs) files. Browse to the target folders and click OK to confirm (create new folders if necessary).

Specifying goal seeking parameters

Click the Goal Seeking tab to specify the default values for trace widths and separations used during goal seeking.

W1 Maximum Trace Width	300.00	Convergence	0.50
W1 Minimum Trace Width	125.00	Maximum Iterations	10
S1 Maximum Trace Separation	300.00		
S1 Minimum Trace Separation	125.00		
D1 Maximum Trace Separation	300.00		
D1 Minimum Trace Separation	125.00		
H Maximum Value	200.00		
H Minimum Value	50.00		

During goal seeking the calculated value for impedance will progressively converge upon the target value.

In the Convergence text box specify the difference between the target impedance and the actual impedance at which goal seeking will terminate.

Use the Maximum Iterations text box to limit the number of iterations used during goal seeking.

Setting user defaults

Information added to the User tab will be transferred to the File Properties dialog and used on printouts

Enter information as appropriate into the associated text fields; optionally, select a graphic for use as the company logo — optimum graphic size is 180 x 32 pixels — the graphic is printed in the preview box.

Default User Information	n	Company Logo
Used to fill in stack pr	roperty fields when starting a new stack file.	
Author	J Travers	
Company	XYZ Corp	D:\Polar\Graphics\Polar Logos\NewPolarL Browse
Department	Engineering	Recommended size for the logo is 180 pixels in width. Large images will be scaled down.
Site	North Bridge	Polar

Specifying default CITS test file parameters Speedstack allows the user to generate a CITS test file for each controlled impedance structure within the stack.

Select the CITS Test tab to specify the default test parameters to be used when initiating a CITS test file.

Horizontal Units Units Test From Test To	Inches 3 7	Channels Single Ended Differential	Channel 1 🔽
Test Method Vertical Scale Differential Unbalanced Warning L	Absolute 10 15		

Each test file contains the test parameters (test units, distance, number of channels, etc.) to be used when testing the stack's controlled impedance structures using a Polar CITS (Controlled Impedance Test System). The test file may be edited via the Edit Test Data dialog.

CITS test methods

Note that the preferred test method is Absolute

The **Average** method should only be used with the express approval of the specifying authority.

See Polar Application Note AP8515 – CITS Test Methods

Choosing background and stackup layer colours Choose the Colours tab to change stackup component colours from their factory defaults.

	7
Adhesives 💌	
Adhesives	Base Colour
Background	
Bondply	Change
Coppers	
Core Dielectrics	
Coverlays	Reset All
Dielectrics	
Flexi core	
Highlighted Material	
Idents / Documentation	
Laser Drills NTP	
Laser Drills TP	
Mechanical Drills NTP	
Mechanical Drills TP	Dark
Peelables Y	
	Light
	Light

Click Reset All to return to cancel changes.

Miscellaneous Options

Number of Undo Levels Maximum Laser Drilled Layers	5			
☑ Drill Validation Check				
This option prevents invalid drills from being added to the stack up. For instance, a drill that starts from the lower copper side of core materials. Uncheck this option if you use a drilling technology that permits drills to be placed between electrical layers which are not typically supported by conventional mechanical and laser drills				

Use the Miscellaneous tab to:

- Specify the maximum number of undo for editing actions
- Choose the maximum number of layers a laser drill can span. (Exceeding this number will produce a Drill not Valid error message.)
- Apply Drill Validation Check preventing invalid drills being added to the stackup. Unchecking this option will disable the Speedstack invalid drills check in order to support the Ormet[®] Z-Axis Interconnect* technology


* Ormet[®] Z-Axis Interconnect is a method of connecting two PCB boards using a conductive paste filled into the vias of a drilled prepreg.)

Hatch Defaults

Hatch Pitch	433.58
Hatch Width	127.00
Copper Percentage	50.00

Use the Hatch Defaults tab to specify the default values for Hatch Pitch and Width and Copper Percentage when setting a plane to hatched (see Hatch Configuration.)

Rebuild and Calculate Structures



The Rebuild and Calculate Structures tab allows the designer to specify which parameters are included when controlled impedance structures are recalculated after modifying the stack.

Manufacturing Constraints

The Manufacturing Constraints options consist of a collection of manufacturing capabilities, minimum gaps and trace widths, buried and blind via and trace aspect ratios, drill aspect ratios, etc. that can be applied during design rule checking (see the DRC tab detail below.)

▼ N 	Nanufacturing Tests (Tools Manufa Active Constraint : Polar Microns	cturing Constraints)
	Min. Trace Width	Min. Gap Width
	Aspect Ratios	
	Mechanical Drill	Buried Laser Microvia
	Blind Laser Microvia	✓ Trace
		Resin Starvation

They will normally refer to differing levels of technology offered by one or more PCB manufacturers for a range of prices. The required information (shown in the example below) can normally be obtained from the manufacturer.

Manufacturing Constraints								
Active	Constraint : Polar Microns							
	Manufacturer's Name	Blind Laser Via A. R.	Buried Laser Via A.	Mechanical Drill A. R.	Minimum Gap	Minimum Trace Width	Trace A. R.	Units
•	Polar Microns	0.5	0.5	8.5	75	75	1	Microns
	Polar Mils	0.5	0.5	8.5	3	3	1	Mils
	Polar Millimetres	0.5	0.5	8.5	0.075	0.075	1	Millimetres
	Polar Inches	0.5	0.5	8.5	0.003	0.003	1	Inches
Instructions: Double-Click the Data Grid row to edit, add or delete a constraint								
Highlight and Set Active Constraint								
	Highlight Se	t						Close

Click the Highlight button to highlight the current active constraint; to apply a new constraint select the constraint row and click Set.

Editing and adding constraints

To modify a constraint or add a new constraint, double click within the constraint row to be edited.

Edit Constraints				
Units				
C Mils	Microns			
C Inches	C Millimetres			
Option Name	Polar Microns			
Minimum Gap	75			
Minimum Trace Width	75			
Mechanical Drill A.R.	8.5			
Blind Via A.R.	0.5			
Buried Via A.R.	0.5			
Trace A.R.	1			
< < 1 of 4 >	>>			
Add Delete	Done Cancel			
Instructions Add: Press Add, which will add a new blank constraint. Notice the 'n of n' record number will increase. Now key in the constraint details and select Done.				
Delete: Press Delete to remove the exis 'n of n' record number will reduce. The dialog.				
Edit: Edit the existing constraint and se dialog.	lect Done to close the			

Modify each setting as required; click Done to confirm the settings and close the dialog.

To add a new constraint click the Add button, fill in the settings fields and click Done to finish. The new constraint will be added to the table of current constraints. Click the Delete button to remove the constraint from the list.

Set Target Stackup Thickness/Enable Finishing

Set the Target Stackup Thickness and tolerances via the dialog below.

Target Stack Up Thickness / Enal	ble Finishing	
Target Stack Up Thickness	60.0000	(Mils)
Tolerance		
Percent C Abso	lute	
Positive Tolerance +	10.0	%
Negative Tolerance -	10.0	%
Earth Darren Fisishing	2	
Enable Prepreg Finishing	V	
Enable Copper Finishing		
	Apply	Cancel

Tolerance may be set in terms of percentage or absolute values:

Tolerance	
C Percent	solute
Positive Tolerance +	6.0000 (Mils)
Negative Tolerance -	6.0000 (Mils)

Note that positive and negative tolerance values can be set independently. The values should reflect the currently selected units.

To enable prepreg and/or copper finishing tick the associated check boxes. Click Apply.

Note: Unchecking the Enable Finishing options disables the Apply and Reset Finishing buttons. Note that these buttons are only available in Materials Library Mode – they are disabled in Virtual Material Mode.

Finishing Options

From the Tools menu choose the Set Finishing Method command to display the set finishing corrections dialog. Speedstack offers two methods: Copper Coverage Method and Simple Percentage Method.

🃒 Set Finishing Method	×
Copper Coverage Method	Simple Percentage Method
Copper Coverage Selected	Method Currently
i	ОК

Each method requires that the amount of copper to be added where plating is required be set. In addition, where the Excess Resin design rule check is used the minimum acceptable value must be set.

Simple Percentage Method

Use the Simple Percentage Method to set the percentage of prepreg base height, which will be used to determine the isolation distance. The percentage is set for each electrical layer type pair.

Specify the IPC-6011 Copper Finishing Class and plating thickness. Click Edit to specify the Class name and value

Bign	al and Signal layers	80.00	%			
Sign	al and Mixed layers	85.00	%			
Sign	al and Plane layers	90.00	%			
/ixe	d and Mixed layers	90.00	%			
/ixe	d and Plane layers	92.00	%			
Plan	e and Plane layers	95.00	%			
Inte he c	per Finishing r values of thickness acco ne added to the base thick Class Name		r layers wh	en platin Active		dit
Inte he c	r values of thickness acco ne added to the base thick		r layers wh	en platin Active	E	
Inte he c	r values of thickness acco ne added to the base thick Class Name		r layers wh	en platin Active	E	idit Set
ID 1 2	r values of thickness acco ne added to the base thick Class Name Class 1		r layers when Value	en platin Active	E	
ID 1 2 3	r values of thickness acco ne added to the base thick Class Name Class 1 Class 2		r layers who Value 0.7000 0.7000	en platin Active	E	
Ente he c ID 1	r values of thickness acco ne added to the base thick Class Name Class 1 Class 2 Class 3		Value 0.7000 0.7000 0.7000	en platin Active	E	
ID 1 2 3 4	r values of thickness acco ne added to the base thick Class Name Class 1 Class 2 Class 3 Class 4		r layers wh Value 0.7000 0.7000 0.7000 0.7000	en platin Active	E	
ID 1 2 3 4 5	r values of thickness acco ne added to the base thick Class Name Class 1 Class 2 Class 3 Class 4		r layers wh Value 0.7000 0.7000 0.7000 0.7000	en platin Active	E	

Click Set to activate the class.

Copper Coverage method

The Copper Coverage method allows the user to specify the amount of copper that will be embedded into the prepreg.

This can be set as a single value for each electrical layer type. Alternatively the amount of copper embedded will be

calculated on an electrical layer by layer basis dependent upon the copper coverage for the layer set in the properties window. The greater the copper coverage the smaller the amount of copper that is embedded.

Specify the IPC-6011 Class and plating thickness.


	ed Prepreg Correction	15		
Percentage Copper To E	Be Embedded in Prepreg	g		
Set by Layer type				
Signal Layer	%	75		
Mixed Layer	%	15		
Plane Layer	%	5		
C Proportional to Cove	rage			
Copper Finishing Enter values of thickness according to preference. The selected value will be the one added to the base thickness of copper layers when plating.				
The one added to the bas	e thickness of copper l	avers when plating		
Class Name	e thickness of copper li Value	ayers when plating Selecti	g.	
			g.	
Class Name	Value	Selecti	g.	
Class Name Class 1	Value 18.0000	Selecti	g.	
Class Name Class 1 Class 2	Value 18.0000 18.0000	Selecti	g.	
Class Name Class 1 Class 2 Class 3	Value 18.0000 18.0000 18.0000	Selecti	g.	
Class Name Class 1 Class 2 Class 3 Class 4	Value 18.0000 18.0000 18.0000 18.0000 18.0000	Selecti	g.	

Note: The two methods of finishing are not compatible with each other. The Copper Coverage method requires that the finished thickness of prepregs be entered in the library; that value stays locked in the stack unless the Simple Percentage method is set up; if Reset Finishing is then clicked the finished thickness reverts to the base thickness.

Virtual Material mode

The Virtual Material Mode command toggles between Virtual Material and Material Library modes.

Note: Switching to Virtual Material Mode disables the Apply and Reset Finishing buttons. Note: Virtual Material mode and the Simple Percentage method of finishing are not compatible. Speedstack displays the message below if the two are selected simultaneously.



Working with external utilities

Speedstack can call an external program / utility / script via the External Utilities menu options. The menu items are configured via Configuration Options|External Utilities.

1	Choose Clear
2	Choose Clear
3	Choose Clear
4	Choose Clear
5	Choose Clear

To specify a program click Choose and navigate to the program and click Open. The program will be added to the External Utility menu.

The Speedstack toolbar

The Speedstack toolbar comprises shortcut links to the most popular commands.



Note: toolbar buttons will be enabled/disabled depending on whether Speedstack is performing stack editing or controlled impedance calculations. Pause the mouse over each tool button to display the tool's screen tip

File operations



Create new stackup



Library mode



Virtual Material mode



Stackup Wizard

Stack building operations



Symmetrical Mode off



Symmetrical Mode on



Mirroring Mode



Add layer to the stackup

Click to select the layer type. The list of layer types is displayed in the associated sub-menu.

Layers available include:

Foil	Add foil layer to the stackup
Core	Add core layer
RCC	Add resin coated copper layer
Non-Copper Core	Add non-copper core

Prepreg	Add prepreg layer
Soldermask	Add solder mask
Flexible core	Add flexible core layer
Bondply	Add bond ply adhesive
Adhesive	Add Adhesive
Coverlay	Add coverlay layer
Ident	Add screened ident layer
Peelable	Add peelable mask



Add mechanical/laser drill between layers

Editing the stackup



Delete selected stackup material or drill



Swap selected material

Note: the Copy and Paste buttons below are only enabled for the Stack Editor and DRC tabs – they are disabled for the Controlled Impedance and CI Results tabs.

Copying and pasting materials



Copy material of the selected layer



Paste material above selected layer



Paste material below selected layer



Copy material properties



Paste material properties

Changing plane types



Set the selected electrical layer as a signal layer



Set the selected electrical layer as a plane



Set the selected electrical layer as a mixed signal/plane layer



Set the selected electrical layer as a hatched plane

Note: the Move Selected Layer buttons below are only enabled for the Stack Editor and DRC tabs – they are unavailable for the Stackup Editor in Grid View and disabled for the Controlled Impedance and CI Results tabs.



Move selected layer up one layer



Move selected layer down one layer



Display properties dialog for the selected layer or drill

Note: the Apply and Reset Finishing buttons below are only enabled for the Materials Library Mode with the Prepreg and Copper Finishing Options checked (see Set Target Stack UpThickness/Finishing Options) – they are disabled for the Virtual Materials Mode.

Applying finishing



Apply finished thickness



Reset finished thickness

Changing the stackup view



Display 2-dimensional view



Display 3-dimensional view



Grid View



Proportional Graphics View

Managing the materials library



Go To/Display materials library

Exchanging data with the Si8000m or Si9000e Field solver



Copy controlled impedance data to field solver

Paste controlled impedance data from field solver



Copy to Si8000m or Si9000e Project

Creating and editing stackups (Virtual Material mode)

Material Library and Virtual Material modes

Speedstack provides the option of switching easily between Material Library and Virtual Material modes, Virtual material mode allows the stack designer to build and experiment with stackups without requiring real materials to be entered into a materials library.

In Virtual Material mode the Stackup Wizard allows rapid entry of stack details, the number of layers, overall board thickness, plane layers, solder mask and copper thickness. Speedstack will then build a stack to the specified board thickness by distributing the dielectric regions equally. If a preferred core thickness is specified Speedstack will maintain the dielectric thickness for core regions but equally distribute prepregs to reach the target board thickness.

This section will describe the steps to construct an 8-layer, symmetrical FR-4 stack to the specification below using Speedstack's Virtual Material mode.

Thickness:	60 mil
Signal layers:	1, 3, 6, 8
Plane layers:	2, 4, 5, 7
Er:	4.2
Preferred core thickness:	8 mil
Copper (all layers):	1 oz. / 1.4 mil
LPI Mask:	1 mil
PTH drill passes:	Layers 1 – 8
Laser microvia passes:	Layers 1 – 2, 8 – 7
Impedance structures:	SE 50 Ohm Layer 1, Diff 100 Ohm Layer 1

Using the Stackup Wizard (Virtual Material mode)

From the Units menu choose Mils/Thou

From the Tools menu toggle Virtual Material Mode On (or toggle the Material Library/Virtual Material mode icon.)




Ensure the Library/Virtual Material mode icon indicates Virtual Material mode.

From the File menu chose New|Stackup Wizard.


Stack Up Wizard (Virtual Ma Number of Layers Target Stack Up Thickness Positive Tolerance % Negative Tolerance % Symmetrical Plane Layers 1 2 3 4 5 6 6 7 8	is	128 114 116 118 120 122 124 126 128 Mixed Layers 1 2 3 4 5 6 7 8	•	Nominal Dielectric Constant Nominal Loss Tangent Solder Mask Top Solder Mask Dielectric Cons Solder Mask Loss Tangent Solder Mask Thickness Preferred Core Thickness Copper Thickness Build Type © Foil C C	⊽ stant	Solder Mask Bottom	4.2000 0.0195 ▼ 4.0000 0.0195 1.0000 12.0000 0.7000	
		5 6 7	~		Core		DI nish Canc	el

The Stackup Wizard supports up to 128 layers

In the example below the Stack Editor displays the last few layers of a 128 layer stack



Use the Zoom Extents command to view the entire stack; navigate quickly to the layer to be edited with the mouse wheel zoom.



Setting basic stack data

Consider constructing an 8-layer stackup. Supply the parameters for the stackup as shown in the Stackup Wizard dialog below.

Number of Layers Target Stack Up Thickness	8 💌	Nominal Dielectric Constant Nominal Loss Tangent		4.2000
Positive Tolerance % Negative Tolerance %	10	Solder Mask Top	Solder Mask Bottom	₩ 4.0000
		Solder Mask Dielectric Constant Solder Mask Loss Tangent		0.0195
Plane Layers 1 2 3 4	Mixed Layers	Solder Mask Thickness Preferred Core Thickness Copper Thickness	Select	1.0000 8 0.7000
5 6 7	5 6 7 8 ~ ~	Build Type	C Sequential/H	DI
8	8	© Foil C Core	C Sequential/H	DI

Step through the Stackup Wizard:

- Choose the number of layers
- Specify the board target thickness
- Specify whether the stackup will be symmetrical
- Designate plane and mixed layers. Note the symmetrical arrangement of the chosen plane layers
- Supply the other material parameters. Note that when in Symmetrical mode, the Solder Mask Bottom checkbox (shown greyed out) matches Solder Mask Top when its checkbox is ticked.
- Choose the build type, foil, core or sequential HDI


Foil and Core builds

This most basic 8-layer stackup is the *foil build*, with a foil on the outer layer of the stack; it is the most common build for even higher layer count boards.

Another common type of 8-layer stackup – with core materials on the outer layers – is called a *core build*.


Core builds are typically used in microwave applications where expensive microwave materials are laminated together with a lower cost internal bonding layer.

Click Finish to display the stackup or Next to add drills.



builds before drills are added.

The graphics below illustrate typical 8-layer foil and core




8-layer foil build

8-layer core build


Sequential HDI builds

Choosing a Sequentail HDI build displays the Define Sequential Build dialog where the HDI build may be constructed.



The structure of the HDI is by construction type. (See IPC-2315, IPC-2226.) The Speedstack wizard supports Types I, Type II, and Type III as shown below

N	N N N I	*	E FB	CB			
N	Type I Stack						
N	Type II Stack						
N	Type III Stack						
* <mark>N</mark> *	Set number of foils added to foil build						
1	Foil build sub-section with one core						
2	Foil build sub-section with two core						
1	Foil build sub-section with three core						
*	Set number of cores in foil build sub-section						
-	Reset to foils and prepregs						
FB	Reset to foil build						
CB	Reset to core build						
Use the toolbar to define the sequential HDI build.							
Use the toolbar to define the sequential HDI build. Click Next to add drills or Finish to add the (optional) stackup file properties and display the stackup. View the stackup sequence in the Navigator; right click and choose HDI Build Sequential Plan.							
HD	l Build >	Sequenti	al Plan				




Adding drills

Drill information is assigned to drill columns (up to 11 columns are available) Select Column 1 and specify the First Electrical Layer as Layer 1 and the Second Electrical Layer as Layer 8; choose Mechanical, Through Plated with No Fill and click Add to add the first drill to the stack.

Add Drills				
Electrical Layers Stack Up Column 1 • 1 • 8 5 6 6 7 7 8 9 10 11 • Fill Type 7 8 • Fill Type 7 8 • Fill Type 7 0 Fill • • • • • • • • • • • • • • • • • •		Minimum Drill Size 0.00 Minimum Drill Size Tolerance (Abs) 0.00 Minimum Barrel Wall Thickness 0.00	- 84 1 Fol - 55 2 Core 3 - 55 4 - Core	
Delete Last Delete All	, Minimum Pad Size	Add FinishedCancel	5 5 6 7 6 7 7 8 7 8 7 8 8 7 8 8 7 8 9 8 8 9 8 9 9 9 9	_

Adding microvias

Choose Column 2, specify the First Electrical Layer as 1 and the Second Electrical layer as 2; choose Laser with No Fill and click Add. Repeat the process to add another microvia to Column 2 between electrical layers 8 and 7 (shown below.)



Click Finished.


The Stackup Wizard displays the New Stackup File Properties dialog; enter the (optional) stackup properties.

Ne	w Stackup File Properties 🛛 – 🗖 🗙
The fields below are optional	
Descriptive Stackup Name	M-Board V Stack
Stack Top Side Label	
Stack Bottom Side Label	
Date Created	07/10/2013
Version	Rev 000
Revision	Show/Hide Revision Information
Author	ЈМ
Company	Polar
Department	Engineering
Site	North Ind Estate
Associated Documents	
	Ok Skip

Click OK to close the dialog and edit the stack. Speedstack builds the stack to achieve the specified board thickness.



Click the See 2D View button to assist in visualisation while editing the stack.



Use the View menu to zoom in and out of the stack.

Zoom In
Zoom Out
Zoom Extents
Default View

Hint: Click the mouse wheel in the Stack Editor (Zoom Extents) to view the entire stack.

The Stackup Editor displays summary information for the whole stack and for items within the stack as they are selected.

Field	Value
Electrical Layer Count	8
tack Up Cost	0.00
Copper Thickness	11.0236
Dielectric Thickness	51.9685
older Mask Thickness	1.9685
arget Stack Up Thickness	62.9921
Stack Up Thickness	62.9921
Stack Up Thickness with Soldermask	64.9606

Field	Value	
First Electrical Layer No	8	
Second Electrical Layer No	7	
Mechanical Drill	False	
Laser Drill	True	
Fill Type	No Fill	
Data Filenames		
Hole Count	0	
Different Hole Sizes	0	
Minimum Hole Size	0.001	
Minimum Allowable Hole Size	15.2000	

Editing the stack

With the "virtual" stack in the Stack Editor the stack can be changed as required.

Changing material properties

To change the properties of a material, right click the material in the stack and choose Properties; fill in the text fields with the associated information and click Apply. Most material properties can be changed, including the material descriptions, base and finished thickness, dielectric constants, drill parameters along with the graphical colours.

Choosing Symmetrical mode

Stackups are often designed symmetrically to prevent warping and twisting – using similar materials in the top and bottom halves of the stack.

Clicking the Symmetrical button will toggle the Symmetrical mode on or off. In Symmetrical mode the stack editing functions will process materials in the upper and lower halves of the stack simultaneously.

Changing the material description

In this example stack, ensure symmetrical mode is selected then right click the solder mask material in the stack to display the Solder Mask Properties dialog.



Symmetrical OFF

Svmmetrical ON



Solder Mask Properties					
Main Notes Attributes					
General Information					Apply
Supplier	Polar Samples				Close
Supplier Description	SM/001				
Description	Liquid PhotoImageable Mas	sk	Cost	0.50	
Stock Number	500-001				
Туре	SolderMask		Lead Time	0.00	
Solder Mask					
Thickness	25.00	Mask Colour		Green	
Dielectric Constant	4.00	Graphical Colour			
Loss Tangent	0.02				
Data Filename					

Change the Solder Mask Description to Liquid Photo Imageable (LPI).

Description [Equid Photo Imageable (LPI)	Description	Liquid Photo Imageable (LPI)
--	-------------	------------------------------

The change on the Description in both solder masks is reflected in the Editor window.

-	SM	Liquid Photo Imageable (LPI)					1.000
1	Foil		- 10				
8	Foil			-///			
-	SM	Liquid Photo Imageable (LPI)					1.000


Changing electrical layers

Electrical layer types may be changed from plane to signal, mixed and hatched. Right click the layer to be changed and choose from Signal, Plane, Mixed or Hatched.

Set to Signal	
Set to Plane	
Set to Mixed	
Set to Hatched	

Speedstack will take the designated layer type into consideration when adding controlled impedance structures.

Setting hatched planes



With the XFE option Speedstack supports hatched planes, implementing the same crosshatch calculation technique used in the Si8000m / Si9000e. If a crosshatch plane is required click Set Layer to Hatched Plane –use the Hatch

Configuration dialog to set hatch pitch and width or set the hatch width by percentage copper area. Click Apply.


Hatch Co	Configuration	- 🗆 🗙
Hatch Configuration	Hatch Pitch HP 17.0701	J
	Hatch Width HW 5	
	Set Hatch Width for desired Copper Area % 10% 20% 30% 40% 50% 60% 70% 80% 90%	
Copper Area % 50.00 Non Copper Area % 50.00	<i>i</i> Apply	Cancel

Adding controlled impedance structures

To add controlled impedance structures, click the Controlled Impedance tab, select the copper layer (in this example, Layer 1) and click the Add New Structure button.

Stack Up Editor DRC : 3	Controlled Impedance	CI Results
+		
Add New Structure		


Speedstack suggests structures valid for the layer based on the plane layer types.




For this example, choose a 50 Ohm single ended coated microstrip; leave the tolerance at 10%; click Apply then Done.

Structure on Layer

The new structure is shown in the stack, highlighting the materials employed by the structure.



The structure also appears in the Controlled Impedance panel, along with its parameters.



Calculating the structure impedance

Parameters calculated from the stack materials, such as the substrate height and dielectric are read only and shown greyed out; other parameters may be edited. If the editable parameters are known they may be entered directly.

For example, modify W1 to read 10.5 and W2 to read 9.5 and click the Rebuild and Calculate All Structures.


The impedance is calculated as 51.94 Ohms

Goal Seeking the target impedance



Speedstack can adjust one or more structure parameters to achieve a specified target impedance. Leave the Target Impedance at 50 Ohms and click the Goal Seek button

From the Set Up Goal Seek dialog choose W1/W2 only



Click OK – Speedstack adjusts trace width (below) to achieve the target 50 Ohm impedance.

Substrate 1 Height	H1 6.2000
Substrate 1 Dielectric	Er1 4.2000
Lower Trace Width	W1 10.7037
Upper Trace Width	W2 9.7037
Trace Thickness	T1 1.4000
Coating Above Substrate	C1 1.0000
Coating Above Trace	C2 1.0000
Coating Dielectric	CEr 3.0000
Impedance	Zo 50.02
Target Impedance	50.00
Target Tolerance %	10.00

With the impedance in tolerance the navigation buttons display green.


Mirroring structures

This example stack is symmetrical so structures may be copied to the lower half of the stack (i.e. on the lower outer layer.) Click Mirror Structures if Stack Symmetrical.

The impedance structure on Layer 1 is copied to Layer 8.

Rebuilding the stack

During stack editing changes to the stack (for example, inserting prepreg materials into a layer or altering the existing material thickness) will affect the impedance value of one or more structures. If Speedstack senses that an impedance structure has changed it issues a Rebuild alert.



Click Rebuild and Calculate All Structures – Speedstack recalculates the impedance for the new parameters. If the impedance value is out of tolerance the structure browse control changes colour to red.

Virtual Material mode allows the designer to experiment with material properties to examine the effects on impedance structures of different trace widths or dielectric heights, etc. Materials may be added, moved, copied, pasted or removed and the properties of materials changed – Speedstack will sense the changes and allow the "generic" stack to be rebuilt and recalculated.

Creating and editing stackups (Material Library mode)

This section describes creating stackups using the Material Library mode. Stackups may be created manually using the Stackup Wizard or using the editing window. Ensure Tools| Virtual Material Mode is toggled Off.

Using the Stackup Wizard (Material Library Mode)



The Stackup Wizard guides the user through the process of creating complex stackups in only a few steps. Click the Stackup Wizard button or choose Stackup Wizard from the File|New sub menu. The stackup editing window is cleared and the Stackup Wizard displayed.

Stackup Wizard button

🧘 Stack Up Wizard (Material Library N	lode)		– 🗆 X
General Layer count Build Type	•	Planes and Mixed Layers — V Symmetrical Plane Layers	Mixed Layers
Materials Soldermask Foil Prepreg Prepreg	Clear Clear Clear Clear	Clear	Clear
Prepreg Core	Clear Clear	Drilling	Non Through-Plated
Stack Up Thickness: 0 (Mils)		Stack Up Thickness with Solder	nask: 0 (Mils)

Using the Wizard the user can specify the layer count and build type, stackup materials, planes and drill types in a single operation.

Electrical layer count

Begin by specifying the electrical layer count — up to 64 electrical layers may be specified. Choose the number of layers from the drop down list box.

Build type

Choose the build type (Foil or Core) from the drop down list box. Core builds contain only core materials; most builds will be foil builds — containing internal layers of cores with two outer foils.

General			
Layer count	8 💌		
Build Type	Foil	•	0

Choosing stackup materials

Note; if Core build type has been specified the Foil material control will be disabled.

The Wizard allows for a stack comprising solder mask, foil, and cores with up to three prepreg materials between.

🧘 Stack Up W	/izard (Material Library Mode)			- 🗆 X
General Layer count	8		Planes and Mixed Layers — Symmetrical	
Build Type	Foil	•	Plane Layers	Mixed Layers
Materials Soldermask	Liquid Photolmageable Mask SM/	Clear	3 4 5	3 4 5
Foil	Copper Foil FO/002	Clear Clear	6 7 8	6 7 8
Prepreg	PrePreg 1080 PP/001	Clear	Clear	Clear
Prepreg	PrePreg 1080 PP/001	Clear		
Prepreg		Clear	Drilling	
Core	FR4 Core CO/017	Clear	Through-Plated	Non Through-Plated
L				Apply Cancel
tack Up Thickne	ess: 59.2 (Mils)		Stack Up Thickness with Solden	mask: 61.2 (Mils)

The Wizard displays a running total of the stackup thickness in the Wizard's status bar.

Adding layers

....

To include a layer (in this example a foil layer) click the Foil Add Material button; the library of foil materials is displayed. Choose the foil material from the list and click the Add Material Above button; the material is added as a foil layer to the stackup.

₩								
₩ ₩ ₩ ₩								
Supplier Supplier Description Description Stock Number Cu					Cu Base Thickness	Туре		
►	PolarSamples	FO/004	Copper Foil 0.7	100-004	0.7	Copper		
	PolarSamples	FO/002	Copper Foil 1.4	100-002	1.4	Copper		
	Polar Samples	FO/003	Copper Foil 2.8	100-003	2.8	Copper		
	Polar Samples	FO/005	Copper Foil 0.7	100-005	0.7	Copper		
	Polar Samples	FO/006	Copper Foil 1.4	100-006	1.4	Copper		
	PolarSamples	FO/006	Copper Foil 2.8	100-005	2.8	Copper		

Repeat the procedure for prepreg and core materials and the (optional) solder mask layers. Use the Clear button to remove a layer from the stackup.

Materials		
Soldermask	Liquid PhotoImageable Mask SM/	 Clear
Foil	Copper Foil FO/002	 Clear
Prepreg	PrePreg 1080 PP/001	 Clear
Prepreg	PrePreg 1080 PP/001	 Clear
Prepreg		 Clear
Core	FR4 Core CO/017	 Clear

Nominating power planes and mixed layers

Use the list boxes to specify planes as power planes or layers as mixed layers. Select all planes as required. To remove a plane from the list select the plane number from the list and click Clear.

Planes and Mixed Layers						
Symmetrical	Symmetrical					
Plane Layers	Mixed Layers					
1	1					
2	2					
3	3					
4	4					
5	5					
6	6					
8	8					
10	10					
Clear	Clear					


The dialog above shows Layers 2, 4, 5 and 7 specified as power planes

Adding drill information

To add a drill between electrical layer 1 and the last layer click the Through-Plated and Non-Through-Plated check boxes as required.

Drilling		
✓ Through-Plated	Non Through-Plated	2

With all build options specified click Apply to complete the stackup. The finished stackup appears in the Editor window.



The example stack below includes two prepreg materials between layers.


Summary information is shown in the Status Bar and includes the units in use, the target stackup thickness and the stackup thickness without and with soldermask.

N	/ils/Thous	Target Stack Up Thickness = 60.0000	Stack Up Thickness = 59.2000	Stack Up Thickness with Soldermask = 61.2000
-		·		

Changing the stackup view



For many editing operations changes to the stack may be easier to visualize when shown two-dimensionally. Click the See 2D View button



Filtering Materials

When adding or swapping materials, available materials (foils, prepregs, etc.) are listed in the associated material library dialog.

Lists can be filtered for materials matching desired parameters (dielectric thickness, Er, etc.) See Using Speedstack Materials Libraries.

Saving stackups

It is strongly recommended that users save work frequently and maintain safe backups of stackups and projects.

Creating stackups manually

Speedstack allows the designer to add or edit stackup layers in any order, from top to bottom, bottom to top or from the centre layer outwards. This example will create a four-layer stackup, starting at the centre core layer and adding layers above and below.

Consistency of units

When defining dimensions for a stackup (for example, layer thicknesses) ensure that all measurements are defined using the same units (mils, mm, etc.) throughout the structure and its libraries.

Note: the libraries supplied for these examples are preloaded with sample data only.

Click the File|New command and choose Empty Stackup – creating a project will clear the stackup screen and notes and information text areas – click OK.

Speedstack	\times
You are about to start a new project. Clicking OK will discard all data in the current project. Click Cancel if you do not wish to continue.	
OK Cancel	

Supply the descriptions in the New Stackup File Properties dialog.

Click the File|Save Stackup or Save Project command to save the stackup or project. Users are recommended to save stackups or projects frequently during the stackup creation process to avoid data loss. Stackup files, project files and library files should be backed up to a secure location.

Editing the stack

When editing the stack, it will probably be most convenient to right click an object in the stack and select the associated command from the context menu. The menu will reflect the commands available for the selected object — commands that are not appropriate for the object are greyed out.

Add 🕨		Foil
Add C.I. Structure Full Stack Up Editor Mode		Core RCC
Set to Signal Set to Plane Set to Mixed		Flexible Core Bondply Adhesive Prepreg
Set to Hatched View Hatch Profile Edit Hatch Profile		Non-Copper Core Soldermask
Copy Paste Above		Coverlay Ident Peelable
Paste Below Delete Swap		Drill
Move Up Move Down	-	
Properties		
Flexi-Rigid		

Alternatively, select the object (copper, prepreg, core, etc.) with the left mouse button and choose the command from the Speedstack toolbar.

Adding layers to the stackup



Open Materials Library

Items added to the stackup are added from the currently open materials library. Speedstack opens Program Files\Polar\Speedstack\default.mlbx if it exists; if a different library is required, open it via Open Materials Library. The Materials Library toolbar is displayed



Note: Speedstack does not ship with the default.mlbx library. For this discussion open one of the two sample library files, Speedstack Imperial.mlbx or Speedstack Metric.mlbx. Use the Open Library icon to navigate to the Program **Open Library** Files\Polar\Speedstack\Samples folder, created at installation time. To add the library to the current library, use the Open and Open and Append Library Append Library icon Adding a core layer Click the Add Layer Material button and choose Core...the Core library is displayed Add Layer Material The Core library contains full details of the core material, including base and finished thicknesses, dielectric constant, and upper and lower copper thicknesses.

Supplier Description	Description	Stock Number	Dielectric Base Thickness	Dielectric Finished Thickness	Dielectric Constant	Upper Cu Base Thickness	Lower Cu Base Thickne
CO/001	FR4 Core 2	400-001	2	2	4.2	0.7	0.7
CO/002	FR4 Core 2	400-002	2	2	4.2	1.4	1.4
CO/003	FR4 Core 2	400-003	2	2	4.2	2.8	2.8
CO/004	FR4 Core 3	400-004	3	3	4.2	0.7	0.7
CO/005	FR4 Core 3	400-005	3	3	4.2	1.4	1.4

Click on any of the column buttons to sort the library list by the selected column.



Choose a core type from the list of cores and click the Add Material Above button. The core is added to the stackup screen. When editing a stack this button adds a core above the selected layer.





Stackup core layer

Add Material below

Add Material above

Layers may also be added below the selected layer. The Add Material below button adds a core below the selected layer.

As each layer is added the stackup information table is updated to reflect the current status of the stackup.

ield	Value
ectrical Layer Count	8
ck Up Cost	0.00
pper Thickness	11.0236
electric Thickness	51.9685
lder Mask Thickness	1.9685
rget Stack Up Thickness	62.9921
ck Up Thickness	62.9921
ck Up Thickness with Soldermask	64.9606

Stackup information table

Note: The Stackup Information is printed in red when the stack thickness is outside its tolerance.

With the core selected, the Selected Item table displays the properties of the core.

Field	Value	
Upper Cu Base Thickness	35.00	
Upper Cu Finished Thickness	35.00	
Upper Copper Coverage	0	
Minimum Trace Width	75.00	
Data Filenames		
Dielectric Base Thickness	100.00	
Dielectric Finished Thickness	100.00	
Dielectric Constant	4.2	
Loss Tangent	0.0195	
Resin Content	53	
Tg	180	
Td	0	
CAF Resistance	0	
Z Axis Expansion	0	
Excess Resin	0.00	
Isolation Distance	100.00	
Lower Cu Base Thickness	35.00	
Lower Cu Finished Thickness	35.00	
Lower Copper Coverage	0	
Minimum Trace Width	75.00	

Core layer information

To observe the properties of any material, click the material in the stack and read off the properties in the Selected Item Information panel.

Editing the selected layer properties

To change the properties of the selected object (for example, to modify the dielectric constant or the value for the finished thickness of the dielectric), right click the object in the stackup and choose Properties from the shortcut menu; in this example the Core Properties dialog is displayed.

Note that the Enable Finishing setting in the Tools|Set Stackup Thickness/Finishing Options dialog must be unchecked to enable the Finishing Thickness to be specified manually.

Change the value to the corrected value and click Apply.

Properties				
n Notes Attributes				Apply
General Information				
Supplier	Polar Samples	Exch	ange Copper 🗌	Close
Supplier Description	CO/008			
Description	FR4 Core	Cost	8.00	
Stock Number	400-008	Tolerand	1	
Туре	FR4	Lead Tin	ne 0.00	
Upper Copper				
Base Thickness	35.00	Copper Coverage %	0.00	
Finished Thickness	35.00	Graphical Colour		
Data Filename				
Trace Inverted	Г	Remove Copper (disabled if structures or sub-		
Finishing Applied		(disabled if structures of sub-	stacks exist)	
Dielectric				
Base Thickness	100.00	Td	0.0	
Finished Thickness	100.00	CAF Resistance	0.0	
Dielectric Constant	4.2000	Z Axis Expansion	0.0	
Loss Tangent	0.0195	Excess Resin	0.00	
Resin Content %	53.00	Isolation Distance	100.00	
Tg	180.0	Graphical Colour		
Lower Copper				
Base Thickness	35.00	Copper Coverage %	0.00	
Finished Thickness	35.00	Graphical Colour		
Data Filename				
Trace Inverted	$\overline{\checkmark}$	Remove Copper (disabled if structures or sub-	stacks exist)	
Finishing Applied		(disabled if structures of sub-	SIGUNS EXISI	

Adding data file names

If available, add the data file name(s) to the upper and lower copper layers and click Apply.

Close the dialog when all changes are completed.

Changes will be reflected in the Stackup Information table.

Changing a layer function

In this example both the signal layers above and below the core dielectric are changed to planes.

Click the lower signal layer and click the Set Layer Plane button. Repeat for the upper signal layer.



Set Layer to Plane The changes are reflected in the stackup window

1				
2	Core	FR4 Core		8.000

Exchanging layers



Swap Selected Material

To change just the core dielectric (leaving the copper layers unaffected), right click the core material (for example the FR4 in the graphic above) and choose Swap from the context menu or left click the core material and click the Swap Selected Material button. Choose the new core type from the library and click the Swap button. The layer properties will change to reflect the new material and changes appear in the Stackup Information table.

Adding prepreg layers

With the core selected, click the Add Material button and choose Prepreg...; the Add Prepreg library is displayed.



Add Material

Supplier	Supplier Description	Description 2	Stock Number	Dielectric Base Thickness	Dielectric Finished Thickne	Dielectric Constant	Loss Tangent	Resin Content
PolarSamples	PP/006	PrePreg 106	300-006	50	50	4.2	0.0195	60
Polar Samples	PP/001	PrePreg 1080	300-001	75	75	4.2	0.0195	60
Polar Samples	PP/004	PrePreg 1651	300-004	150	150	4.2	0.0195	47
Polar Samples	PP/002	PrePreg 3080	300-002	75	75	4.2	0.0195	60
Polar Samples	PP/003	PrePreg 3113	300-003	100	100	4.2	0.0195	53
Polar Samples	PP/005	PrePreg 7628	300-005	200	200	4.2	0.0195	45

The Prepreg library contains details of the prepreg material, including base and finished thickness, dielectric constant and loss tangent, resin content and excess resin.



Add Material Above

Choose the Prepreg material from the database and click the Add Material Above button.

-	PP	PrePreg 1080	3.00	00
1 2	Core	FR4 Core	8.00	00

The prepreg layer is added above the core.

To change the properties of the prepreg material right-click the layer and choose Properties from the short cut menu. Items with a white background can be modified.

Dielectric			
Base Thickness	125.00	Td	0.0
Finished Thickness	125.00	CAF Resistance	0.0
Dielectric Constant	4.2000	Z Axis Expansion	0.0
Loss Tangent	0.0195	Excess Resin	0.00
Resin Content %	47.00	Isolation Distance	125.00
Tg	180.0	Graphical Colour	



Select the Core material and click Add Material|Prepreg to display the prepreg library and click the Add Below button. The layer of prepreg is added below the core.

Add Prepreg Below

	PP	PrePreg 1080	3.000	3.000
1 2	Core	FR4 Core	2.800 8.000 2.800	 8.000
	PP	PrePreg 1080	3.000	 3.000

Modify the properties as necessary.

Choosing the Display Data fields

The Speedstack Stack Editor provides a range of useful data fields for optional display alongside each material. Base and Finish (Display Field 4) refer to thicknesses and weights and appear to the left of the stackup graphic.

Hatch Defaults External Utilities Re General Structure Defaults Licensin		ng Auto Stack User	CITS	Test Colours	Passwords	Miscellaneous
Default Stack Up View ○ 2D ○ 3D Units ⓒ Mils/Thous ○ Microns Image: Open last used file on application Image: Display File Properties Dialog for	on start up	Display Field 4 Base Thickness Finished Thickness Copper Coverage Isolation Distance Dielectric Constant Resin Content Tg Processed Thickness	▼	ayer Types Display Field 5 Finished Thickne Copper Coverage Isolation Distance Dielectric Consta Resin Content Tg Colour Data Filenames	e	
-					Apply	Cancel

Display Field 5 appears to the right of the stackup graphic. Choose the data of interest from the drop down lists. *Note: Processed Thickness is the Finished Thickness for copper layers and Isolation Thickness for dielectric layers.*

Adding a foil layer


Select the upper layer of prepreg and click the Add Layer Material button and choose Foil to display the copper foil library.

Supplier Description	Description	Stock Number	Cu Base Thickness	Туре	Cost	Lead Time
FO/001	Copper Foil	100-001	0.7	Copper	1	0
FO/002	Copper Foil	100-002	1.4	Copper	2	0
FO/003	Copper Foil	100-003	2.8	Copper	3	0

Choose the foil type and click Add Above, the copper foil layer is added above the selected prepreg layer.

	Foil	Copper Foil	1.400			_	
	PP	PrePreg 1080	3.000	-			3.000
2 - 3	Core	FR4 Core	2.800 8.000 2.800				8.000
	PP	PrePreg 1080	3.000				3.000

Repeat the procedure for the lower prepreg layer: select the lower prepreg layer and add a layer of copper foil below the layer (shown below as layer 4 in the 3D view).



To alter the foil properties, right-click the foil layer and choose Properties. Using the Properties dialog the user can, for example, specify that the trace is shown inverted.

Copper	17.78	Copper Coverage %	0.00
Finished Thickness	35.56	Graphical Colour	
Data Filename Trace Inverted		Remove Copper	
Finishing Applied	V	(disabled if structures or sub-sta	acks exist)


Note that the stackup is being built symmetrically about the centre layer.

Adding solder mask layers

With the upper layer of foil selected, click the Add Layer Material button and choose Soldermask to add a layer of LPI solder mask above the foil.

Supplier Description	Description	Stock Number	Mask Thickness	Dielectric Constant	Colour	Туре	Cost
SM/001	Liquid Photolmageable Mask	500-001	1	4	Green	SolderMask	0.5
SM/002	Liquid Photolmageable Mask	500-002	1	4	Green	SolderMask	0.6
SM/003	Liquid Photolmageable Mask	500-003	1	4	Blue	SolderMask	0.6
SM/004	Liquid Photolmageable Mask	500-004	1	4	Red	SolderMask	1


Repeat the process for the solder mask material below the lower foil layer.



Adding the Ident layers

Select the lower LPI Soldermask layer and click the Add Layer Material button and choose Ident to add a layer of Screened Ident below the layer. The sample Ident library includes ink thickness and colour

Supplier Description	Description	Stock Number	Ink Thickness	Colour	Туре	Cost
ID/001	Screened Ident	600-001	2	White	Ident	0.1
ID/002	Screened Ident	600-002	2	Yellow	Ident	0.1
ID/003	Screened Ident	600-003	2	Black	Ident	0.1



Adding a drill

Repeat for the upper layer.



To add a drill between layers click the Add Drill button; the Add Drill dialog is displayed.

	st Electrical Layer Second Elec (Start Layer) Layer No (E		t-Cut Back Drill Must-Not-Cut Layer No
 C Laser C Laser (Stacked) C Back Drill Image Through Plated 	First Layer Capped Second Layer Capped	Hole Information Hole Count 0 Different Hole Sizes 0 Minimum Hole Size 0.00 Minimum Pad Size 0.00	Minimum Drill Size 0.00 Minimum Drill Size Tolerance (Abs) 0.00 Minimum Barrel Wall Thickness 0.00
Back Drill Information Minimum Distance From Must-Cut Layer 0.00 Maximum Distance From Must-Cut Layer 0.00 Primary Drill Size 0.00	Minimum Distance From Must-Not-Cut Layer 0.00 Maximum Distance From Must-Not-Cut Layer 0.00		

Drill information is stored in columns. Select the column in which to place the drill. Choose the first and second electrical layer numbers (layers 1 and 4 in the example).

Specify the drill type, mechanical or laser and whether through plated and whether the layers are capped.

Note that with laser drills the order of drill layers is important, e.g. layer 1 and 4 is different from layer 4 and 1.


Choose the Fill Type from the dropdown list of fills.

Optionally, add the NC drill data filenames.

Optionally, add the hole count, number of different hole sizes and the minimum hole size. Click Add and close the dialog. The drill information is added to the stackup. The example below contains through plated and laser drill information.

Note: The drill properties (i.e. Drill Information and Hole Information) are retained between each Add Drill operation. This can speed up the process of adding drills, especially when multiple drills of the same type are being added to the stackup.

The finished stackup is shown below



Drill capping

The Drill Cap feature documents when via holes are capped, i.e., where a conductive 'cap' is added to the via hole during fabrication. Capping is often applied to buried vias, (plated holes that start and end on inner layers of a stack up.)

Mechanical drills Drill Cap option

Drill Information		
Mechanical	Fill Type	
C Laser	No Fill 👻	
C Laser (Stacked)	·	
O Back Drill		
Through Plated	First Layer Capped	
	Second Layer Capped	

Mechanical drills offer four drill cap states: (the default state is no drill cap when adding a drill)

- Neither first or second layer capped
- First layer capped
- Second layer capped
- Both layers capped

Laser drills Drill Cap option

1	Drill Information	
	C Mechanical	Fill Type
	Laser	No Fill
	C Laser (Stacked)	,
	C Back Drill	
	Through Plated	First Layer C
		🔲 Second Laye

Laser drills offer two states (as with mechanical drills the default state is no drill cap when adding a drill)

- Not capped
- First layer capped

Note that the Second Layer Capped checkbox is disabled.

Specify the Drill Cap option and click Apply – the capping specified is reflected in the Drill Information pane.

Field	Value
First Electrical Layer No	4
Second Electrical Layer No	7
Mechanical Drill	True
Laser Drill	False
Back Drill	False
Through Plated	True
First Layer Capped	True
Second Layer Capped	True
Fill Type	No Fill
Data Filenames	

Deleting drills


To delete a drill right click the drill and from the context menu choose Delete. To delete all drills choose Delete all Drills – confirm via the dialog below.

Speedstack	×
You are about to delete ALL drills from the stack. Do you wish to continue?	
Yes No Cancel	

All drills will be cleared from the stack.

Adding stack vias

Speedstack can add stack vias to the stackup in a single operation. To add stack vias between layers 1 and 5 in the stackup below, select layer 1 and click Add Drill.



Specify the column number – (Column 1)

Specify electrical layers 1 and 5 (*Note: drills cannot have the first electrical layer on the underside of a core material*)

Choose Laser (Stacked)

From the Fill Type drop down list choose Copper. Click Add.

	First Electrical Layer Second Ele No (Start Layer) Layer No (Back Drill Mu Layer No	ust-Cut	Back Drill Mu Layer No	st-Not-Cut	
1 🔹	1 5	•	1	7	1	Ŧ	
Drill Information		HoleInf	ormation				
Mechanical F	Fill Type	Hole Cou	nt		mum Drill Size		
C Laser	Copper 🔽	0		0.00			
Laser (Stacked)		Different	Hole Sizes	_	Minimum Drill Size Tolerance (Abs)		
Back Drill	_	0		0.00			
-	First Layer Capped		Hole Size		mum Barrel Wa	II Thickness	
Data Filenames	Second Layer Capped	0.00		0.00			
			Pad Size	_			
		0.00					
Back Drill Information							
Minimum Distance From Must-Cut Layer	Minimum Distance From Must-Not-Cut Layer						
0.00	0.00						
Maximum Distance From	Maximum Distance From						
Must-Cut Layer	Must-Not-Cut Layer						
0.00	0.00						
Primary Drill Size	_		1				
0.00							

The stack vias are added to the stack (below.)



Via stub removal (controlled depth drilling / back drilling)

PCB vias provide a conductive path to allow the transition of electrical signals between circuit layers through the walls of plated holes.

The most common method of connecting two signal layers is to create a plated through hole through the entire board and then remove the unwanted portion of the plated through hole – the *stub*, the unused portion of via extending further than the last connected inner layer – by back drilling.

Stubs can lead to reflections, discontinuity errors that become critical with increasing propagation speed, so are commonly removed.

The stackup below shows a plated through hole back drilled from layer 8 to 6, resulting in a via between layers 1 and 6.

-	Peel ID SM	Peelable Mask Screened Ident		203.2000 =50.8000
-	Foil	Liquid PhotoImageable Mask		35,5600
		Copper Foil		
-	PP	PrePreg 3113		86.3600
-	PP	PrePreg 3113		86.3600
2 3	Core	FR4 Core	·÷┲₽╤₽	53.3400 203.2000 35.5600
-	PP	PrePreg 3113		91.4400
-	PP	PrePreg 3113		91.4400
4 5	Core	FR4 Core		35.5600 203.2000 35.5600
-	PP	PrePreg 3113		91.4400
-	PP	PrePreg 3113		91.4400
6 7	Core	FR4 Core	⋮╤╢╬╧╢┝╤════	35.5600 203.2000 53.3400
-	PP	PrePreg 3113		86.3600
-	PP	PrePreg 3113		86.3600
8	Foil	Copper Foil	L U → JL U → → → → → →	35.5600
-	SM	Liquid PhotoImageable Mask		

¶⁺

Add Drill

Specifying back drills To add a back drill click Add Drill to display the Add Drill dialog.

Add Drill lain Notes Electrical Layers	irst Electrical Laver Second Elec	trical Back Drill Mu	ust-Cut Back Drill Must-Not-Cut
	lo (Start Layer) Layer No (E		Layer No
Drill Information		Hole Information	
	ill Type	Hole Count	Minimum Drill Size
J.	No Fill 💌	0	0.00
C Laser (Stacked)		Different Hole Sizes	Minimum Drill Size Tolerance (Abs)
Back Drill		0	0.00
	First Layer Capped Second Layer Capped	Minimum Hole Size	Minimum Barrel Wall Thickness
Data Filenames	Second Layer Capped	0.00	0.00
		Minimum Pad Size	_
Back Drill Information		0.00	
Minimum Distance From Must-Cut Layer	Minimum Distance From Must-Not-Cut Layer		
0.00	0.00		
Maximum Distance From Must-Cut Layer	Maximum Distance From Must-Not-Cut Layer		
0.00	0.00		
Primary Drill Size			
0.00			
			Add Close

Creating and editing stackups (Material Library mode) • 89

To specify the controlled drilling depth, from the Add Drill dialog:

Choose Back Drill from the Drill Information

Choose the drill column and specify the start layer.

Choose the layer number from the Back Drill Must Cut Layer No.

Choose the layer number from Back drill Must Not Cut Layer No.

Electrical Layers				
Stack Up Column	First Electrical Layer No (Start Layer)	Second Electrical Layer No (End Layer)	Back Drill Must Cut Layer No	Back Drill Must Not Cut Layer No
7 💌	8 💌	1 💌	3 💌	2 🗸

Specifying back drill information

Many drill machines are capable of modifying drill depth to accommodate inner layer thickness variations. The Back Drill Information fields allow designers and suitably equipped board shops to specify controlled stub lengths.

Use the Back Drill Information fields to specify the Minimum and Maximum Distances from Must-Cut Layer and Minimum and Maximum Distances from Must-Not-Cut Layer.

Adding notes

Click the Notes tab and click Add to supply descriptive and explanatory notes.

Deleting a layer

To remove a layer from the stackup select the layer and click the Delete button.





Copying a layer

With layers defined it will often be found more convenient to copy an existing layer and paste it into the stackup than to create a new layer "from scratch".

Select the layer to be copied and click the Copy Selected Material button.


Click the layer nearest the destination location and choose Paste Above or Paste Below as appropriate

Note: when modifying the stackup it may be necessary to redefine the drill information to reflect the changes.


Copying material properties

Speedstack can copy material properties from one material in the stackup and paste them onto multiple materials simultaneously.

For example, to replace the three prepreg materials below Layer 3 in the stackup below with the Layer 1 material, PrePreg 1080, select the source material (shown highlighted below) and click Copy Material Properties



Select the three target layers






Click Paste Material Properties – the Paste Material Properties dialog is displayed.



Properties

Paste Material Properties				
Please select the Property Groups that you wish to paste to the selected materials:				
General Properties (All Materials)				
General Information (Supplier, Description, Stock Number etc)				
✓ Notes (5 x Note properties)				
Colour (Draw colour)				
Conductor Properties (Foil, Core, RCC, Flex Core)				
Copper (Base and Finished Thickness, Copper Coverage etc See Note 1)				
Note 1: Layer Numbers and Layer Types assigned to Copper layers are not copied.				
Dielectric Properties (Core, RCC, Prepreg, Flex Core, Bondply, Adhesive)				
☑ Dielectric (Base and Finished Thickness, Isolation Distance, Dielectric Constant etc)				
Solder Mask Properties (Solder Mask)				
Solder Mask (Thickness, Dielectric Constant etc)				
Coverlay Properties (Coverlay)				
I Coverlay (Base and Finished Thickness, Dielectric Constant etc)				
Ident Properties (Ident)				
Ident (Thickness etc)				
Peelable Properties (Peelable)				
I Peelable (Thickness etc)				
Select / Deselect All Cancel				

Select the property groups that are to be applied to the target materials and click Apply. Properties that do not apply for a material type are ignored.



In this example all material properties have been applied to the three target materials.

Note: When changing multiple materials simultaneously it is important to review the resulting stackup.

It will probably be necessary to recalculate any associated controlled impedance structures, especially if dielectric height and copper thickness parameters have changed.

Moving materials

To move materials within the stackup click Move Selected Material Up and Move Selected Material Down.

When a material is moved it is exchanged with the layer above or below, respectively.

Applying finishing

To apply the finished thickness factor throughout the board, click the Apply Finishing button with no material selected.

To reset the finished thickness back to the original base thickness of the materials throughout the board, click the Reset Finishing button with no material selected.

Note: when applying or resetting finishing, if a material is selected it will be necessary to specify whether finishing is to be applied to the selected material only or the whole stack.





Move Selected






Reset Finishing

Displaying the stackup in 2-dimensional view



To change the view of the stackup from its default 3dimensional aspect, click the See 2D View button. The stackup is displayed in 2-dimensional view.



Click the View 3D button to restore the 3 dimensional view.



Mirror Builds

Mirror Build allows the designer to consider the stack in two halves, designing and building, for example, just the top half and mirroring the structure into the lower half.

Build the top half of the stack, including any controlled impedance structures and click the Mirror Build button; specify whether the current set of layers is the upper or lower half of the stack. To maintain symmetry, Speedstack will add a layer of material as appropriate to the stack;

Mirror Build	
Which half of the new stack is this?	Тор
	Bottom
It will be necessary to add another prepreg to complete the Mirrored stack.	Cancel

the stack is reflected symmetrically into the lower half.


Symmetrical Builds

In Symmetrical Build mode the Speedstack maintains stack symmetry as the stack designer creates or edits a stack. Changes in one half of the stack are reflected in the opposite half of the stack to ensure a symmetrical stack.

This example considers an 8-layer stack – beginning with three cores and then using Symmetrical Build.

Creating a new stack

Create a new empty stackup and add three cores.




When constructing complex structures, it will often be found easier to use the two-dimensional aspect.



To change the view of the stackup from its default 3dimensional aspect, click the See 2D View button. The stackup is displayed in 2-dimensional aspect.

1 2	Core	FR4 Core	0.700 8.000 0.700	•	•	-	•	-	•	•	8.000
3 4	Core	FR4 Core	0.700 8.000 0.700	-		-	•		•	•	8.000
5 6	Core	FR4 Core	0.700 8.000 0.700		•				•		8.000


Adding a prepreg layer in Symmetrical Mode In this example it is necessary to add prepreg layers between cores to achieve the required dimensions.



Switch to Symmetrical Mode and work in the top half of the stack – in Symmetrical Mode as layers are added to the top half of the stackup Speedstack will add layers to the lower half of the stackup to maintain stack symmetry.


Symmetrical ON

To add a layer of prepreg between Layers 2 and 3 select Layer 3 (the selected layer is shown highlighted in the figure below.)




Click the Add Material button and add a layer of prepreg above Layer 3 (shown highlighted in the figure below).

In Speedstack's symmetrical mode the prepreg layer is automatically reflected in the lower half of the structure.




Adding a second prepreg layer

Now add a second layer of PrePreg 1080 above the layer just added; the new prepreg layer is reflected in the lower half of the stack as shown below.



Next, add a layer of prepreg above layer L1 in the upper half of the stackup.

Speedstack in symmetrical mode automatically maintains stack balance by adding the corresponding layer below L6.



Adding foil, LPI Mask and Ident layers

Next, add a foil layer (L1 below) which is mirrored as L8; as part of the process Speedstack inverts layer L8.

1	Foil PP	Copper Foil PrePreg 1080	1.400 3.000	4	-	A A	A 4		3.000
2	Cone	FR4 Core	0.700 8.988	-	-			-	8.000
6 7	Core	FR4 Core	0.700 8.000 0.700		Ţ				8.000
- 8	PP Foil	PrePreg 1080 Copper Foil	3.000 1.400	-	-				3.000

Next, LPI solder mask is applied to the top side of the stackup and reflected on the bottom side.

- 1	SM Foil	Liquid Photolmageable Mask Copper Foil	1.000 1.400	_	-	_	\ _		-	1.000
	PP	PrePreg 1080	3.000							3.000
	PP	PrePreg 1080	3.000							3.000
8	Foil	Copper Foil	1.400	-	-	••	,	-	-	
-	SM	Liquid Photolmageable Mask	1.000							1.000

Ident layers (which are not considered components of electrical symmetry) will not be automatically reflected by Speedstack as they are added and must be applied separately to each side of the board.


Select the upper solder mask and add an Ident material above; select the lower solder mask and add an Ident material below.

-	ID	Screened Ident	2.000					-2.000
-	SM	Liquid Photolmageable Mask	1.000					1.000
1	Foil	Copper Foil	1.400		_	 _		
_								
8	Foil	Copper Foil	1.400	_	_	 	_	
-	SM	Liquid Photolmageable Mask	1.000					1.000
-	ID	Screened Ident	2.000					2.000

Assigning ground planes


Set Layer To Plane

With all the material in place, assign ground planes; begin with layer L2 – it's reflected in layer L7. Right click the copper (L2) in the top core and choose Set Layer to Plane.



Repeat the process for the other ground plane layers; layer L4 is designated a ground plane, the change is reflected in L5 in the lower half of the stack.

-	PP	PrePreg 1080	3.000	3.000
4 5	Core	FR4 Core	0.700 8.000 0.700	8.000
-	PP	PrePreg 1080	3.000	3.000



The completed stack is shown below

Using Ormet[®] Z-axis Interconnect

Speedstack provides support for Ormet[®] Z-Axis Interconnect – or other Any Layer Interstitial Via Technology. Z-Axis Interconnect provides a method of connecting two PCB boards using a conductive paste filled into the vias of a drilled prepreg.

In Speedstack, Z-Axis Interconnects may be incorporated into a stackup to connect two cores or foils together.

Ensure the Tools|Options|Miscellaneous|Drill Validation Check box is unticked

Drill Validation Check

This option prevents invalid drills from being added to the stack up. For instance, a drill that starts from the lower copper side of core materials. Uncheck this option if you use a drilling technology that permits drills to be placed between electrical layers which are not typically supported by conventional mechanical and laser drills

With this validation check disabled, Ormet[®] Z-Axis Interconnects can be placed between electrical layers which are not typically supported by conventional mechanical and laser drills. The Speedstack graphic below shows interconnects (highlighted in red) bonding adjacent cores.

	Core	Rogers CLTE-ST	4.000/0.0200	TETT	
	PP	SpeedWave300P	4.000/0.0200		
	Core	Rogers RO4835	4.000/0.0200	الالتحال	
	PP	SpeedWave300P + Ormet 701	4.000/0.0200		
	Core	Isola TerraGreen 400G	4.000/0.0200		
	PP	SpeedWave300P	4.000/0.0200		
	Core	Isola TerraGreen 400G	4.000/0.0200		
	PP	SpeedWave300P + Ormet 701	4.000/0.0200		
0	Core	Isola TerraGreen 400G	4.000/0.0200		
	PP	SpeedWave300P	4.000/0.0200	-	
1	Core	Isola TerraGreen 400G	4.000/0.0200		
	PP	SpeedWave300P + Ormet 701	4.000/0.0200		
3	Core	Isola TerraGreen 400G	4.000/0.0200	H	
	PP	SpeedWave300P	4.000/0.0200		
5	Core	Isola TerraGreen 400G	4.000/0.0200		
	PP	SpeedWave300P + Ormet 701	4.000/0.0200		
7 8	Core	Isola TerraGreen 400G	4.000/0.0200		
	PP	SpeedWave300P	4.000/0.0200		
9 0	Core	Isola TerraGreen 400G	4.000/0.0200		

Adding Ormet[®] Z-Axis Interconnects

Adding a Z-Axis Interconnect to a Speedstack stackup consists of adding the specified prepreg between the two cores to be connected and then adding the drills with the sintering paste fill.

With the Drill Validation option disabled as described above, add the prepreg between layers 4 and 5 as shown below.

3 - 4	Core	FR4 Core	0.7087 1.9685 0.7087		0.7087 1.9685 0.7087
Ξ.	PP	1035	2.0000		2.0000
5 - 6	Core	FR4 Core	0.7087 1.9685 0.7087	TETT	0.7087 1.9685 0.7087

Add mechanical drills between layers 4 and 5 and specify the fill type as Sintering Paste.

3 - 4	Core	FR4 Core	0.7087 1.9685 0.7087		0.7087 1.9685 0.7087
-	PP	1035	2.0000		2.0000
5 - 6	Core	FR4 Core	0.7087 1.9685 0.7087	t=tit	0.7087 1.9685 0.7087

Edit the Prepreg Properties to reflect the interconnect.

Supplier Description	Prepreg 1035 + Ormet 701
Description	1035 + Ormet 701

Design rule checking

Speedstack includes facilities to check for errors in stackup design, such as layers placed in invalid order or asymmetrical structures. The condition of the design rule checkboxes is carried over from session to session.

The Design Rule Checker (DRC) displays results in the DRC dialog. As each design rule is broken the Speedstack increments the error count on the DRC tab.

Viewing design rule errors

Click the DRC tab to view errors.

Stack Up Editor DRC : 20 Controlled Imped	dance CI Results
DRC Test Selection	
Design Logic Symmetry	Copper Balance
Board Thickness	
Manufacturing Tests (Tools Manufactu	ring Constraints)
Active Constraint : Polar Microns	
Min. Trace Width	Min. Gap Width
Aspect Ratios	
Mechanical Drill	Buried Laser Microvia
Blind Laser Microvia	Trace
	Resin Starvation

The Design Rule Checker checks include checking for:

Two adjacent copper layers

Resin coated copper on internal layer

External prepreg layers

Internal solder mask material

Internal ident material

Internal peelable mask

Symmetry - different material types

Copper not balanced

Board thickness (if the board is outside tolerance the Stack Information in the Stack editor is displayed in red)

Manufacturing tests

Minimum trace width (the test is carried out when calculating controlled impedance)


Minimum trace separation (the test is carried out when calculating controlled impedance)

Drill aspect ratios for plated holes

Track aspect ratio

Excess resin test (Resin Starvation)

If the Resin Starvation check box is ticked values are shown as below; scroll through the layers as required



Note: If the Resin Starvation check box is ticked, all prepregs must include valid values for the excess resin field.

Polar Application Note <u>AP509</u> includes a discussion on calculating excess resin.

Users can choose to display all errors or to select from a combination of design errors, symmetry errors and copper balance errors, etc.; check the boxes as required.

Click on the errors shown in the list to highlight the errors in the stackup screen.

Resin Level Low:	-100.0%	
Resin Level Low:	-100.0%	
Resin Level Low:	-100.0%	
Resin Level Low:	-100.0%	

Errors are highlighted in red.

1 Foil	Copper Foil	1.400				A
- PP	PrePreg 1080	3.000				3.000
2 - Core 3	FR4 Core	0.700 8.000 0.700	-	-	•••	 8.000

Correcting design rule errors

Users are strongly recommended to work through and correct errors in the order in which the errors are listed. Note that clearing each error may clear other errors in the process.

Manufacturing tests should be fixed before sending the PCB for manufacture. Hole sizes should be adjusted to comply. Failures with track and gap should be corrected, possibly by changing prepreg thickness and/or dielectric constants.

A collection of manufacturing constraints can be defined and the required one selected.

Creating and using manufacturing constraints

From the Tools menu, select Manufacturing Constraints: the Manufacturing Constraints window opens, displaying any manufacturing constraints added. By default, there will always be at least one.


	Blind Laser Via A. R.	Buried Laser Via A.	Mechanical Drill A. R.	Minimum Gap	Minimum Trace Width	Trace A. R.	Units
Polar Microns	0.5	0.5	8.5	75	75	1	Microns
Polar Mils	0.5	0.5	8.5	3	3	1	Mils
Polar Millimetres	0.5	0.5	8.5	0.075	0.075	1	Millimetre
Polar Inches	0.5	0.5	8.5	0.003	0.003	1	Inches
Fabricator 'A'	0.5	0.5	6	3	3	1	Mils
ouble-Click the Data Grid ro	w to edit, add or delete a	i constraint					
	Polar Mils Polar Millimetres Polar Inches	Polar Mils 0.5 Polar Millimetres 0.5 Polar Inches 0.5	Polar Mils 0.5 0.5 Polar Millimetres 0.5 0.5 Polar Inches 0.5 0.5	Polar Mils 0.5 0.5 8.5 Polar Millimetres 0.5 0.5 8.5 Polar Inches 0.5 0.5 8.5	Polar Mils 0.5 0.5 8.5 3 Polar Millimetres 0.5 0.5 8.5 0.075 Polar Inches 0.5 0.5 8.5 0.003	Polar Mils 0.5 0.5 8.5 3 3 Polar Millimetres 0.5 0.5 8.5 0.075 0.075 Polar Inches 0.5 0.5 8.5 0.003 0.003	Polar Mils 0.5 0.5 8.5 3 3 1 Polar Millimetres 0.5 0.5 8.5 0.075 0.075 1 Polar Inches 0.5 0.5 8.5 0.003 0.003 1

It is important to always have one constraint set active. To set the active constraint, select the required data grid row and click Set. The active constraint is shown above the grid.

The Active Constraint name in the example Manufacturing Constraints list above is displayed as shown below so the current selected set of Manufacturing Constraints is easily identifiable

Stack Up Editor DRC : 1 Controlled Impedance CI Results								
DRC Test Selection								
Design Logic Symmetry	Copper Balance							
Board Thickness								
Manufacturing Tests (Tools Manufactur	ring Constraints)							
Active Constraint : Fabricator 'A'								
Min. Trace Width	Min. Gap Width							
Aspect Ratios	_							
Mechanical Drill	Buried Laser Microvia							
Blind Laser Microvia	✓ Trace							
	Resin Starvation							
Maximum Drill Aspect Ratio Exceeded								

DRC errors are listed below the rules. Clicking the error will highlight the problem graphically on the stackup



Editing constraints

Double-click on a constraint row will bring up the Edit Constraints dialog; use the dialog to add, delete or edit constraints (gaps, trace widths, aspect ratios, etc.)

Edit Constraints						
Onits ⊙ Mils ⊂ Inches	O Microns O Millimetres					
Option Name	Fabricator 'A'					
Minimum Gap	3					
Minimum Trace Width	3					
Mechanical Drill A.R.	6					
Blind Via A.R.	0.5					
Buried Via A.R.	0.5					
Trace A.R.	1					
<< < 5 of 5 >	>>					
Add Delete	Done Cancel					
Instructions Add: Press Add, which will add a new blank constraint. Notice the 'n of n' record number will increase. Now key in the constraint details and select Done.						
Delete: Press Delete to remove the exis 'n of n' record number will reduce. The dialog.						
Edit: Edit the existing constraint and se dialog.	lect Done to close the					

To edit a constraint set, use the navigation buttons to select the set to be modified, change the values as required and then press Done.

To delete a constraint set, use the navigation buttons to select the set, then press Delete.

To add a new constraint set, press the Add button, this will add a new (empty) constraint row, enter the name and constraint values and press Done.

Adding controlled impedance structures

Speedstack incorporates the facility to add controlled impedance structures to a layer in the stackup.

Speedstack is integrated with the Polar Instruments Si8000m/9000e controlled impedance field solvers so impedance values for a structure may be calculated at the click of a button.

Structure parameters may be copied to the field solver for processing (for example by the Si8000m/9000e Goal Seeking function) and calculated values pasted back into Speedstack for insertion into the stackup.

Each structure can be assigned up to five net class names. These net class names provide a link to the matching impedance nets inside the ECAD PCB layout system.

Speedstack Si caters for frequency dependent calculations, adding comprehensive insertion loss capability into Speedstack.

Bidirectional copy and paste from Speedstack Si into Si9000e includes all the relevant loss tangent, roughness and roughness modelling methods along with frequencies of interest.


Shield materials and controlled impedance / insertion loss

Please note:

Speedstack is capable of supporting many shield types for stack up design and documentation. For controlled impedance and insertion loss applications, however, it is important to use the correct type of shield material. Shield materials are often designated by the shield vendor as *For high speed signal transmission applications*.

Adding a controlled impedance structure


For the example stack below, add a controlled impedance structure to signal layer 4.



Sample stackup (showing signal layer 4 selected)

Note that in this example Layer 5 is a mixed signal/plane layer. Potential reference planes for Signal Layer 4 are therefore Plane Layer 2, mixed Signal/Plane Layer 5 and plane Layer 7.

With Layer 4 selected, click the Controlled Impedance tab. The Add Structure button is displayed.



Click the Add Structure button; the Structure Control dialog is displayed containing the controlled impedance structures applicable to the selected layer in the stack. Choose values for the target impedance and tolerance. If necessary, resize the Structure Control dialog to view all structures.

	Structure Control		
Number Of Signal Tracks Single Trace Differential Broadside	Edge Coupled Offset Stripli Edge Coupled Offset Stripli Diff Offset	*	Apply Apply All Advanced
Target Impedance Target Tolerance %	100.0		
Total of Structures Added Primary Reference Plane Secondary Reference Plane	0 2 7		Done Cancel

Click the Single Trace, Differential or Broadside option button as appropriate (in this case, choose Single Trace|Offset Stripline 1B1A with a 50 Ohm impedance.)

Note: Broadside only appears as an option where the signal trace is between two reference planes and Differential is selected.

Specify the values for Target Impedance and Tolerance.

Choosing reference planes

As there are multiple reference planes available (layers 2, 5 and 7, it will be necessary to specify which planes to use for this structure. Click Advanced.

Advanced Structure Control						
Plane(s) Above Signal Layer						
2						
Signal Layer = 4						
Plane(s) Below Signal Layer						
<mark>5</mark> 7						
Caution: When using this option, please ensure that the electrical effects of any intervening power / mixed planes are taken into consideration						
OK Cancel						

Choose a reference plane from the list of available planes. In the example structure plane layer 2, mixed plane 5 and plane layer 7 are available for reference.

Note: if plane layer 7 is chosen as reference, it will be necessary to take into account the electrical effects of mixed signal/layer plane 5.


In this example choose mixed signal/plane layer 5. Press OK to confirm. The chosen reference planes are shown below.

Total of Structures Added	1		
Primary Reference Plane	2	 Done	
Secondary Reference Plane	5	Cancel	


Repeat for all structures to be added. Click Apply for each structure then click Done to finish. In this example, choose a single structure.

Layers with controlled impedance structures are indicated by a red Ohms symbol.






The stackup window changes to reflect the selected signal layer and its associated reference planes. The applied structure is displayed in the Controlled Impedance pane.




The window displays the parameters of the controlled impedance structure. Fields shown "greyed out" are values derived from the choice of materials in the stackup. For this structure, enter the appropriate values for lower and upper trace widths.

Controlled impedance toolbar

Controlled impedance operations are performed via the Controlled Impedance toolbar.





Calculate Displayed Structure	<i>Calculate Displayed Structure</i> Click the Calculate Displayed button to display the impedance value of the structure with the current parameters. The parameters may then be varied to alter the value of the final impedance. In the example above the trace width can be fine- tuned in order to approach the value of the target impedance; other parameters are changed by modifying the stackup dimensions (for example, core thickness, H1.)				
	Hint: clicking Apply All in the Structure Control dialog adds a single instance of all structures matching the stackup layer and the chosen criteria; the designer can then choose the structure producing the value nearest the target impedance and delete the structures that are not needed.				
+ - Snop	Snap Parameters and Calculate Structure The Snap Parameters and Calculate Structure button snaps or rounds parameters to practical values that are more appropriate for fabrication.				
Snap Parameters and Calculate Structure	The Snap feature supports the following structure parameters: Lower Trace Width (W1), Upper Trace Width (W2), Lower Ground Strip Width (G1), Upper Ground Strip Width (G2), Trace Separation (S1), Ground Strip Separation (D1), Trace Offset (O1)				
	The Snap To value for each parameter is held in the configuration settings (in the example below, 0.25 mils.) See <i>Configuring Speedstack – Structure Defaults</i> .				
Lower Trace Width Upper Trace Width	W1 7.6500 Lower Trace Width W1 7.7500 W2 6.6500 Upper Trace Width W2 6.7500				

Original parameter values

S1 8,1150

Trace Separation

Snapped parameter values

S1 8.0000

Changing parameter values

Clicking the Calculate function yields a value for impedance. Parameters (for example, the dielectric height) may be amended to yield a value for impedance closer to the target impedance.

Trace Separation

For this example, select the core layers; click the Swap Selected Material button and choose a different core (ensure the same dimensional units are used throughout the structure) and click the Refresh and Calculate Impedance button. The impedance is recalculated to its new value.

To achieve an impedance acceptably close to the target impedance, use the goal seeking function of the Si8000m to alter other parameters (in this case, change the upper and lower trace widths).

Goal seeking with Speedstack

Speedstack provides the facility to solve for horizontal parameters (e.g. trace width and separation, ground strip separation, etc.) to produce the target impedance (or calculate that the target impedance is unachievable with the current values).

Click the Goal Seek button to display the Set Up GoalSeek dialog; the options available will depend on the controlled impedance structure.

Set Up GoalSeek					
Goal Seeking Parameter(s)					
W1/W2 only W1/W2 only					
C S1 only					
C D1 only					
C W1/W2 Constant Pitch					
C H1 Only					
C H2 Only					
C H3 Only					
C H4 Only					
OK Cancel					

Click OK; the Speedstack attempts to arrive at the target impedance by iteratively modifying the specified parameters. It may be necessary to add or delete prepregs to achieve the target impedance.

Goal seeking with the Si8000m/9000e

Speedstack Stackup Builder is fully integrated with the Si8000m/Si9000e Controlled Impedance Field Solvers. Users can transfer Stackup layer dimensions to the Field Solver, solve for stackup parameters to produce the target impedance (or calculate that the target impedance is unachievable with the current values) then transfer the solved dimensions back to Speedstack.

Ensure the Field Solver is running and that its units match the Speedstack units.




With the stackup parameters displayed in the Controlled Impedance window, click To Field Solver to transfer the current Speedstack parameters to the Si8000m/Si9000e.

To Field Solver



Switch to the field solver and click the Paste from Speedstack button to load the parameters into the associated field solver fields. The field solver reflects the structure and parameters of that selected in Speedstack.



For the data shown above seek a final value for impedance of 50 Ohms; H1, Er1 and T1 are fixed, so goal seek on W1,W2.

Click the Upper Trace Width (W2) Calculate button to goal seek on trace width. The field solver returns new values for trace width to produce 50 Ohms final impedance.

Lower Trace Width	W1	5.9907 🛨 ±	0.0000	5.9907	5.9907	
Upper Trace Width	W2	4.9907 <u>+</u> ±	0.0000	4.9907	4.9907	(Calculate)

and click the From Field Solver button to display the solved *Copy to Speedstack* parameters for the target impedance.



Note: it may be necessary to round some dimensions (for example, the dielectric heights) to the nearest practical values and recalculate the impedance.

Click the Copy to Speedstack button, switch to Speedstack

Changing layer functionality

From Field Solver

It is often convenient to base a new design on an existing stackup and then add or remove electrical layers to create the new stack, leaving the previous existing structures intact or to switch between layer types (Signal, Plane, Mixed, Hatched) without removing structures.

Speedstack allows the designer to retain and re-allocate structures when changes are made to the electrical layers of the stackup. This enables reallocation of structures after the following stackup changes:

Adding foils and/or cores - increasing the layer count

Deleting foils and/or cores – reducing the layer count

Moving foils and cores up and down, even beyond another copper layer – maintaining the layer count but,

for example, exchanging two different thickness cores within the stackup


Copying and pasting foil or core – increasing the layer count

Changing layer type – signal to plane, plane to signal, mixed to signal or plane, signal to hatch, hatch to signal

Deleting a rigid core and adding a flex core – to maintain layer count but swapping material type

Deleting a rigid core and adding two foils – to maintain layer count but switching to an HDI type build


For the following examples, consider the stack below.





Switch signal layer 2 to a plane layer and plane layer 3 to a signal layer. Speedstack issues a warning indicating that continuing with the change will require the existing structures to be re-allocated.


Switching layer types and reallocating structures



Select Yes to confirm the change to the stackup. The stack editor reflects the change in the stackup, layer 2 is a plane layer and layer 3 a signal layer.


-	SM	Liquid Photolmageable Mask	4.000
1	Foil	Copper Foil	
-	PP	PrePreg 1080	4.200 1.950
2 3	Core	FR4 Core	4.200 4.200 1.400 1.400 1.400
-	PP	PrePreg 3080	4.200 2.776
-	PP	PrePreg 1651	4.200 5.552

Speedstack also displays a flashing Rebuild indicator; due to the changes to the stackup it is necessary to refresh the structures.



structure using the Structure Layer Properties option. Layer: 1, Edge Coupled Coated Microstrip 1B, 100 ohms Layer: 1, Coated Microstrip 1B, 75 ohms Layer: 4, Edge Coupled Offset Stripline 1B1A, 100 ohms Layer: 4, Offset Coplanar Strips 1B1A, 50 ohms

Click OK then click the Structure Layer Properties icon to reallocate the structures to the correct signal and plane layers.



The Structure Layer Properties dialog includes two layer columns, the Current layer column and the New layer column. The Current column shows the Signal / Plane stackup layers assigned to the structure before the stackup was changed.


Structure Layer Properties		
H1 Er1	Microstrip 1B	
www.polarinstrur	w1 ments.com	
Upper Signal Layer	Current	New 1
Lower Signal Layer		_
Upper Plane Layer	3	2 🔹
Lower Plane Layer		-
Structure Inverted	False	
Number of Structures on same Signal / Plane Layers	2	Move All
	Apply	Cancel

The New column allows the structure to be re-allocated to reflect the new stackup layer types.

In this case notice the Upper Plane Layer is changed from layer 3 to layer 2.

In many cases multiple structures will have the same Signal / Plane layer assignments. In the example above Speedstack indicates that there are two structures affected. Click the Move All check box to re-allocate all matching structures in a single operation then click Apply.

Rebuilding the stack indicates that other structures (i.e., the two structures on layer 4) also require layer reallocation.



Rebuild and

Recalculate



The following structures require attention. Please re-allocate each structure using the Structure Layer Properties option.

Layer: 4, Edge Coupled Offset Stripline 1B1A, 100 ohms Layer: 4, Offset Coplanar Strips 1B1A, 50 ohms



Use the structure selection arrow keys to step through to the structures on layer 4 then click Structure Layer Properties.


Structure Layer Properties		
Edge Coupled Offset		
S1		
H2 Er2		↓ 1
H1 Er1		t
www.polarinstru	w1 ments.com	
Upper Signal Layer	Current 4	New 3
Lower Signal Layer		_
Upper Plane Layer	3	2 💌
Lower Plane Layer	6	6 💌
Structure Inverted	False	
Number of Structures on same Signal / Plane Layers	2	Move All

Reallocate the layers as required then click Apply. With the structures re-allocated Rebuild and Calculate the structures as describer earlier.

Note that structure Trace Width and Separation parameters are retained at their original values together with the Target Impedance and Tolerance. (Depending upon how the structures have been re-allocated it may be necessary to goal seek the trace width and separation parameters to meet the target impedance.)

Increasing the layer count


It is a common requirement for designers to base a new design on an existing proven stackup and then add or remove electrical layers to create a new stack, leaving the previous existing structures intact.



Consider the 8 layer stack below.


For this example, add a core between layers 5 and 6.

Speedstack will display a warning that proceeding with the change will require the existing structures to be reallocated.



Click Yes to proceed.

In order to maintain a symmetrical stack, delete the Prepreg 3080 materials and add Prepreg 1651 materials to create a symmetrical 10 layer stack.






Rebuild and Recalculate


Click Rebuild and Recalculate

Speedstack displays an information dialog indicating the structures that need reallocating.



Click OK.

Use the structure navigation buttons to select the structure layer then click the Structure Layer Properties button to display the Structure Layer Properties dialog.



Note that for the modified stack the lower plane layer has been reallocated to layer 8.

Click Apply and then Rebuild and Recalculate.

If necessary, goal seek on line widths to bring the impedance within specification.


For the above stack edit the Drill Properties to finalise the stack changes.

Repeat the procedure for each structure as necessary.

Structure net classes

Speedstack allows up to five Net Class names to be stored with each structure. These net class names provide a link to the matching impedance nets inside the ECAD PCB layout system. Net classes are supported in Speedstack's import / export file formats.

Net class columns can be selected for display on the technical report.



To display the Structure Net Classes dialog click the Net Classes button

Structure Net Class	es 🛛 🗙
Net Class 1	TX0
Net Class 2	TX1
Net Class 3	RX0
Net Class 4	RX1
Net Class 5	
	Apply Cancel

Enter the net class names in the text boxes and click Apply.

Up to five net class names may be stored with each structure.



Click the Select Impedance Columns button and Select the Net Class columns to display the net classes on the Speedstack technical report.

🛎 Select Controlled Impedance	e Tabl	e Columns	- 0	Х
Selected Columns			Available Columns	
Impedance Signal Layer Ref. Plane 1 in Layer	^	<	Structure Name Broadside 2nd Layer	^
Ref. Plane 2 in Layer Lower Trace Width (W1) Upper Trace Width (W2)		~	Trace Pitch (S1+W1) Lower Ground Strip Width (G1) Upper Ground Strip Width (G2)	
Trace Separation (S1)		Up	Trace Offset (O1) Ground Strip Separation (D1)	
Tol (+/- %) Calculated Impedance		Down	Substrate 1 Height (H1) Substrate 2 Height (H2)	
NetClass1 NetClass2 NetClass3		Delete	Substrate 3 Height (H3) Substrate 4 Height (H4) Substrate 1 Dielectric (Er1)	
NetClass4 NetClass5	~	Clear All	Substrate 2 Dielectric (Er2) Substrate 3 Dielectric (Er3)	~
			OK Cance	el

The chosen columns are displayed in the selected order.

Impedance ID	Structure Image	Impedance Signal Layer	Plane 1	Ref. Plane 2 in Layer	Lower Trace Width (W1)	Upper Trace Width (W2)	Trace Separation (S1)	Target Impedance	Tol (+/- %)	Calculated Impedance		NetClass2	NetClass3	NetClass4	NetClass5
1		1	3	0	8.224	7.224	8.391	100.000	10.000	99.930	TX0	TX1	RX0	RX1	/

Working with Si Projects in Speedstack and Si8000m/Si9000e

Si Projects

The Si Projects feature incorporated in Speedstack and Si8000m/Si9000e allows for easy transfer of controlled impedance structures from the Speedstack stackup design tool into the Si8000m and Si9000e field solvers.


Si Projects allows groups of structures to be saved and recalled in Si8000m/Si9000e and entire stackups of structures to be pasted from Speedstack into Si8000m and Si9000e with just a few clicks of the mouse.

To Si Proiect

The To Si Project toolbar icon copies a group of structures from Speedstack and places them onto the clipboard, these structures can then be pasted directly into the Si8000m or Si9000e Project group


Transferring structures from Speedstack to the field solver

The stackup below in Speedstack's Stackup Editor contains controlled impedance structures in the layers indicated by the Ohms symbol.



Click Speedstack's Controlled Impedance tab and use the structure navigation controls to step through and display the structures.








Use the Si Project toolbar buttons in the Speedstack and the Si8000m/Si9000e interface to transfer the structures via the Windows clipboard to the field solver.

Switch to the field solver and paste the structures from the clip board into the field solver Si project.




The complete set of structures appears in the field solver's Project window.

The Si Project window lists the transferred structures in layer order, showing the layer number and value along with a thumb nail graphic indicating the structure configuration. Right click on a structure in the structure list to view the structure options.


Add Structure to Project
Delete Structure from Project
Rename Structure within Project
Move Up
Move Down
Duplicate Selected Structure
Clear Project
 Demo Mode : Load Sample Structures into Project

Adding/deleting and modifying structures

Selecting each structure displays its associated graphic in a grey background.



Click the + and – buttons in the structure graphic to add additional structures from the Si structure library or remove selected structures from the Project folder. Click the Rename Structure (the pencil icon) to assign the structure a descriptive name.



With a structure selected the structure parameters can be modified as required and the impedance recalculated.

Frequency dependent loss calculations (Speedstack Si only)


Note: Frequency dependent loss calculations are available in Speedstack only when used in conjunction with the Si9000e Transmission Line Field Solver.

Speedstack Si (Speedstack stackup builder plus Si9000e transmission line field solver) provides for calculations of frequency dependent loss given the information applicable to loss in the transmission line structure. The information includes material properties, comprising dielectric constant and loss tangent, conductor properties such as trace conductivity and surface roughness and the frequency range over which the transmission line structure will operate

Graphing against frequency is provided for impedance magnitude, conductor loss and dielectric loss (with or without roughness compensation,) inductance, capacitance, resistance, conductance and skin depth. Graphing for differential structures include differential, odd and even modes.

Each structure in the stack includes a set of frequency dependent properties.

Click the Frequency Dependent Properties icon to load the Frequency Dependent Properties dialog.



126 • Speedstack PCB Stackup Design and Documentation

Frequency Dependent Properties

GHz

The Frequency Dependent Properties dialog includes:

the structure image of the selected structure

frequency dependent parameters for the user defined frequency range and *frequency of interest*

a table of substrate causal extrapolation reference points for each substrate dielectric/region

surface roughness compensation model selection between Hammerstad, Groisse and Cannonball-Huray methods

the loss v frequency graph showing the data series for conductor and dielectric losses and total attenuation

interactive graph setting with data point selection allowing drilling down to the underlying loss data

Frequency Hz	Impedance Real Ohms	Impedance Imaginary Ohms	Impedance Magnitude Ohms	Inductance H/line	Resistance Ohms/line	Capacitance F/line	Conductance S/line	Skin Depth in	Conductor Loss dB/line	Dielectric Loss dB/line	Attenuation dB/line	Conductor Loss With Roughness dB/line	Attenuation With Roughness dB/line	
5.000E+08	5.049E+01	-2.190E-01	5.049E+01	3.084E-08	2.518E+00	1.210E-11	6.579E-04	1.164E-04	-2.166E-01	-1.442E-01	-3.608E-01	-4.004E-01	-5.446E-01	
1.000E+09	5.048E+01	-2.527E-02	5.048E+01	3.060E-08	3.547E+00	1.201E-11	1.316E-03	8.228E-05	-3.051E-01	-2.885E-01	-5.936E-01	-5.868E-01	-8.753E-01	1
1.500E+09	5.051E+01	6.176E-02	5.051E+01	3.050E-08	4.334E+00	1.195E-11	1.974E-03	6.718E-05	-3.726E-01	-4.331E-01	-8.057E-01	-7.261E-01	-1.159E+00	
2.000E+09	5.054E+01	1.140E-01	5.054E+01	3.044E-08	4.998E+00	1.192E-11	2.633E-03	5.818E-05	-4.295E-01	-5.778E-01	-1.007E+00	-8.425E-01	-1.420E+00	
2.500E+09	5.056E+01	1.499E-01	5.056E+01	3.039E-08	5.583E+00	1.189E-11	3.291E-03	5.204E-05	-4.795E-01	-7.227E-01	-1.202E+00	-9.443E-01	-1.667E+00	
3.000E+09	5.059E+01	1.765E-01	5.059E+01	3.036E-08	6.112E+00	1.186E-11	3.950E-03	4.750E-05	-5.247E-01	-8.677E-01	-1.392E+00	-1.036E+00	-1.904E+00	
3.500E+09	5.061E+01	1.974E-01	5.061E+01	3.034E-08	6.598E+00	1.184E-11	4.608E-03	4.398E-05	-5.662E-01	-1.013E+00	-1.579E+00	-1.120E+00	-2.133E+00	
4.000E+09	5.063E+01	2.143E-01	5.063E+01	3.032E-08	7.051E+00	1.183E-11	5.267E-03	4.114E-05	-6.048E-01	-1.158E+00	-1.763E+00	-1.198E+00	-2.356E+00	
4.500E+09	5.065E+01	2.255E-01	5.065E+01	3.031E-08	7.572E+00	1.181E-11	5.925E-03	3.879E-05	-6.492E-01	-1.303E+00	-1.953E+00	-1.287E+00	-2.591E+00	
5.000E+09	5.067E+01	2.374E-01	5.067E+01	3.029E-08	7.985E+00	1.180E-11	6.584E-03	3.679E-05	-6.843E-01	-1.449E+00	-2.133E+00	-1.358E+00	-2.807E+00	
5.500E+09	5.069E+01	2.478E-01	5.069E+01	3.028E-08	8.378E+00	1.178E-11	7.242E-03	3.508E-05	-7.178E-01	-1.594E+00	-2.312E+00	-1.425E+00	-3.020E+00	
6.000E+09	5.070E+01	2.568E-01	5.070E+01	3.027E-08	8.753E+00	1.177E-11	7.901E-03	3.359E-05	-7.497E-01	-1.740E+00	-2.490E+00	-1.490E+00	-3.230E+00	
6.500E+09	5.072E+01	2.648E-01	5.072E+01	3.026E-08	9.114E+00	1.176E-11	8.559E-03	3.227E-05	-7.804E-01	-1.885E+00	-2.666E+00	-1.551E+00	-3.437E+00	
7 0005 .00	5 072E-01	2 710E 01	5.0725.01	2 0355 00	0.4010.00	1 1755 11	0 010E 00	2 1105 05	0 1000 11	2.0215.00	20410-00	1 0110.00	2 6425.00	

data tables for the selected frequency range

Frequency dependent parameters

Speedstack Si runs a detailed analysis of the transmission line structure for controlled impedance and insertion loss. Each structure in Speedstack can store a complete set of frequency dependent parameters: Length of Lines, Frequency Minimum, Frequency Maximum, Frequency Steps, substrate data, surface roughness and loss budget. Supply the values in the dialog below.

Length of Line	LL	4000.0000	
Trace Conductivity (S/m)	TC	5.800E+07	
Frequency Minimum (MHz)	FMin	500.0000	
Frequency Maximum (GHz)	FMax	10.0000	Set
Frequency Steps	FStep	20	
Frequency of Interest (MHz)	Freq	5000.0000	
		Calculate	

Specify the line length and trace conductivity along with the frequency range and *frequency of interest*.

To specify the frequency range click the Set... button and enter the minimum frequency (in MHz) and maximum frequency (in GHz); specify the frequency increment (in MHz) then click Apply.

Frequency Entry			x
Frequency Minimum (MHz)	FMin	500.0000	Apply
Frequency Maximum (GHz)	FMax	10.0000	Cancel
Frequency Increment (MHz)	FInc	100.0000	

With all parameters entered, click Calculate. Results are displayed in graphical and tabular form.

To provide for applications where the insertion loss requirements or loss budget specifications are needed for a given frequency the results for the specified frequency of interest are highlighted in green in the table of data.

Presentation of results

Use the Result Presentation dialog to choose units in which to present plots and tables of results.

Result Presentation C / in	C /m	
-----------------------------	------	--

The graphs are able to display results in dB/line length, dB/inch or dB/metre.

Click the unit of choice and click Calculate to refresh the graphical display of data.


Graph settings

Use the Graph Settings dialog to choose the display series.

Speedstack Si graphs All Losses – conductor loss, dielectric loss and total attenuation.


Display Series	
All Losses	•
All Losses	~
Impedance Magnitude	
Inductance	
Resistance	
Capacitance	
Conductance	
Skin Depth	
Alpha	~

If roughness compensation is applied the data series conductor loss with roughness and attenuation with roughness are added to the graph.




All losses with roughness

Speedstack charts are interactive. Click on a point on the data series of interest to display the data point value in the Picked Data Point Information text box




The range of data series includes losses, impedance magnitude, inductance, capacitance and skin depth: Choose the data series from the Display Series drop down.



Graph of inductance v frequency

Displaying the loss budget

A value for loss budget can be added to a graph. A loss budget line will allow losses that exceed the budget to be easily identified.



The plot above indicates that the loss budget is exceeded by the total attenuation (cyan) beyond 8000Mhz (8GHz.)


Setting the Loss Budget stores the value with the structure for future use. This would prove useful if the stackupis changed and it is necessary to ensure that the structure still meets the loss requirements after the changes.

Material and surface roughness properties

The Speedstack graph above charts all losses, the dielectric loss and the significant increase in the overall loss due to surface roughness, allowing the materials supplier to isolate the contributions of the different loss mechanisms.

Dielectric loss

In order accurately to calculate dielectric loss it is necessary to understand the material / substrate properties. Speedstack Si allows substrate properties including dielectric constant (Er) and loss tangent (TanD) to be specified for each structure substrate region.



Speedstack Si causally extrapolates Er and TanD over the specified frequency range using a single value of Er and TanD to enable Svensson-Djordjevic frequency dependent permittivity modelling for each dielectric layer in the current controlled impedance structure. The table above therefore provides the ability to specify the extrapolation reference points for each substrate region; the reference point data is usually available from the material supplier data sheets. The values of Er and TanD can, optionally, be derived from the materials in the stack. (See the Polar Application Note <u>AP8184</u> or the Si9000e User Guide for a more detailed discussion of causally extrapolating substrate data.)

The fields shown active in the table in the dialog reflect the structure selected; inapplicable fields are shown greyed out.

The fields shown above allow values to be specified for the frequency of interest, the dielectric constant, Er, and loss tangent, TanD for the prepreg dielectric and the coating. Enter the parameters and click Calculate to refresh results.

Conductor losses – surface roughness compensation In order to provide good adhesion between copper and dielectric materials in core layers PCB materials vendors control the roughness of the associated copper layers (typically by chemical treatment). Speedstack Si provides industry standard methods of compensation for surface roughness in frequency dependent calculations; the compensation methods include:

Smooth copper, (no compensation for Cu loss at all)

Hammerstad modelling

- Groisse modelling
- Huray modelling

Speedstack charts dielectric losses along with conductor losses and attenuation values that optionally include compensation for surface roughness. Roughness is a random quantity and is commonly specified in terms of the rms (root mean square) height *h* of the surface unevenness for the Hammerstad and Groisse compensation methods. Huray modelling is based on a non-uniform distribution of stacked copper nodules shapes resembling "snowballs".

Surface roughness compensation methods

Accurate calculation of conductor loss requires the surface roughness parameters for each method:

The Smooth copper option provides for no compensation for copper loss.

Hammerstad modelling is a proven technique that has stood the test of time but has practical limitations when used over 4GHz as the model tends to saturate.

Groisse modelling can, with care, be used to extend the modelling up to 7 to 10 GHz before saturation in the model blunts its accuracy.

Hammerstad/Groisse methods

To specify the roughness parameters for the Hammerstad or Groisse methods, click the option button for the method:

-Surface Roughness (Compensation	
Smooth		
Hammerstad	<u> </u>	Edit
O Groisse		Edit
C Huray		Edit

Click the Hammerstad/Groisse Edit button.

Surface Roughness Compensation - Hammerstad / Groisse				×
Surface Roughness Compensation	Surface 1 Roughness (RMS) Surface 2 Roughness (RMS)	R1 R2	0.2000	Apply Cancel
R1 www.polarinstruments.com				

Enter the values for roughness in the R1 and R2 fields and click Apply. Click Calculate to refresh results.

Huray method

Huray modelling extends the roughness modelling validity up to 40 to 50GHz (and possibly beyond).

Click the Huray option button:

Surface Roughness (Compensation	
Smooth		
O Hammerstad	-	
C Groisse		Edit
Huray		Edit


Click the Huray Edit button and specify the parameters for the Huray spheres (snowballs.)

Surface Roughness Compensation - Huray		×
Images by courtesy of Circuit Foil Luxembourg	Ratio of Areas Effective Ball Radius (µm) Area of Ball Count (sq µm) Number of Balls in Area	Apply 0.7500 Cancel 90.0000 32
Cannonball-Huray Model	Enable Cannonball-Huray 🗌	
Rz Matte	Matte-Side Roughness Rz Matte (μm) 4.4430	
Drum-side		Calculate
Rz Drum	Drum-Side Roughness Rz Drum (μm) <u>3.0480</u>	
www.polarinstruments.com Courtesy of Bert Simonovich, Lamsim Enterprises Inc Application Note		

Supply the values in the associated fields and click Apply.

If the Huray values are not available, click Enable Cannonball-Huray and supply the Rz values for matte and drum side roughness and click Calculate to populate the Huray fields, then click Apply.

Click the Application Note link to access the paper *Practical Modelling of High-speed Channels Based on Data Sheet Input* (Bert Simonovich, LamSim Enterprises Inc.) which includes a description of roughness modelling using the Cannonball-Huray Model.




Speedstack charts a range of data series, including losses, impedance magnitude, inductance, resistance, capacitance and conductance; for differential structures select the transmission line mode, differential, odd or even mode.

Differential	
Even Mode	•
Differential	
Odd Mode	
Even Mode	

Click on the Display Series drop down to select the data to be charted.

Display Series	
Skin Depth	•
Impedance Magnitude	~
Inductance	
Resistance	
Capacitance	
Conductance	
Skin Depth	
Alpha	
Beta	×

The chart below displays skin depth v frequency



Printing the technical report


The Speedstack Si technical report includes the stackup with its stack data, the controlled impedance structures and structure data, the drill data and loss data for each structure in the stack.

Displayed loss data for each structure reflects the structure type, the frequency dependent parameters, the substrate causal extrapolation reference points, the surface roughness method and settings, frequency of interest and associated loss values for dielectric and conductor losses and total attenuation and losses with roughness.

Edge Coupled Coated Microstrip 1B							
		Substrate Ca	usal Extrapol	ation Referen	ce Points	Surface Roughness Compensation: Huray	
	Length of Line: 25.4	1	Freq (Hz)	Ref Er	Ref TanD	Ratio of Areas: 1	Frequency of Interest: 1000 MHz
	Trace Conductivity: 5.8E+07 S/m	H1	1.000E+09	4.2000	0.0195	Effective Ball Radius: 0.75 µm	Conductor Loss: -3.003E+00 dB/m
	Frequency Minimum: 500 MHz	H2				Number of Balls in Area: 32sg µm	Dielectric Loss: -2.840E+00 dB/m
	Frequency Maximum: 10 GHz	H3				Area of Ball Count: 90	Attenuation: -5.843E+00 dB/m
		H4				Fired of Ball Oballi, 50	
	Frequency Steps: 20	REr					Conductor Loss with Roughness: -4.479E+00 dB/m
		CEr	1.000E+09	4.2000	0.0195		Attenuation with Roughness: -7.319E+00 dB/m

Click File|Print|Print Technical Report, Speedstack refreshes the loss data results and displays them in high quality graphical form.

Step through the pages to view the stack, impedance and drill data and the frequency dependent loss graphs for each structure in sequence in the stack.



Speedstack Si to Si9000e data transfer

Speedstack and Si9000e incorporate the facility to realise bidirectional transfer of all structure parameters (i.e. both lossless and frequency dependent) for a single structure or all structures via the clipboard.

Parameter transfer is accomplished via the data transfer icons:

Single structures

Use Speedstack's To Field Solver icon to transfer the parameters of a single structure via the clipboard from Speedstack to the Si9000e

Use Speedstack's From Field Solver icon to transfer the parameters of a single structure via the clipboard from Si9000e to Speedstack

Use the Si9000e's Paste Structure from Speedstack to paste the whole structure with all its parameters into the Si9000e – the currently displayed structure will be replaced

With all calculations complete click the Copy Structure to Speedstack to return the structure to the stackup in Speedstack.

Multiple structures

Use Speedstack's To Si Project icon to transfer all structures as a project from Speedstack to the Si9000e

Use the Si9000e's Paste from Speedstack into Si Project to paste the set of structures into the Si9000e as a project.

Sharing structure properties

Each structure in Speedstack can store a complete set of frequency dependent parameters, so each structure can have its own Length of Line, range of frequencies (FMin, FMax, FSteps and Frequency of interest) substrate data, surface roughness compensation and loss budget.

Using the data transfer icons within Speedstack allows a selected set of structure properties to be shared between other structures on the same electrical layer on the stackup.

To share parameters between structures, select the source structure (structure 1, Edge Coupled Coated Microstrip 1B.)










Paste Structure from Speedstack




Copy Structure to Speedstack



Paste from Speedstack into Si Project





Select the Frequency Dependent Properties button to display the frequency dependent properties.

Properties

All the structure's properties, including all the frequency dependent parameters, will be available for sharing with the target structure.




To Field Solver

Close the dialog and click the To Field Solver button to copy the parameters to the clipboard.

Select the target structure (in this example, structure 2, single ended Coated Microstrip 1B as shown below) and click the From Field Solver button.

From Field Solver



Speedstack displays the Paste Structure Properties dialog

Paste Structure Properties	×
Please select the Property Groups that you wish to paste to the selected structure:	Apply
Impedance Parameters (H1, Er1, W1, W2, S1 etc)	Cancel
Frequency Dependent Parameters (LL, TC, FMin, FMax etc)	
Substrate Causal Extrapolations Reference Points (Ref Freq, Ref Er, Ref TanD)	
✓ Surface Roughness Compensation (Hammerstad, Groisse, Huray)	

Select the properties to be pasted – in this case, the impedance parameters are unchecked as the source structure's 100 ohm differential impedance does not apply.

The frequency dependent parameters, along with the causal extrapolation reference points (frequency, Er and TanD) and surface roughness compensation method are applied to the target structure.


Transferring structures between Speedstack and Si9000e

Speedstack Si is fully integrated with the Si9000e transmission line field solver.

Users can transfer structures to the field solver for processing then transfer the solved properties back to Speedstack Si.

Transferring a single structure

Ensure the field solver is running. Select the structure to be copied to the Si9000e





Click the To Field Solver button to transfer the structure and all parameters to the Si9000e.

Switch to the Si9000e.



Paste Structure from Speedstack Click the Si9000e's Paste Structure from Speedstack button to paste the structure complete with all impedance and frequency dependent parameters into the Si9000e.

The Si9000e displays the Paste Structure Properties dialog.

📕 Paste Structure Properties	×
Please select the Property Groups that you wish to paste to the selected structure:	Apply
Impedance Parameters (H1, Er1, W1, W2, S1 etc)	Cancel
🔽 Frequency Dependent Parameters (LL, TC, FMin, FMax etc)	
🔽 Substrate Causal Extrapolations Reference Points (Ref Freq, Ref Er, Ref TanD)	
🔽 Surface Roughness Compensation (Hammerstad, Groisse, Huray)	

Choose which groups of properties are to be pasted into the field solver and click Apply. The impedance, lossless and frequency dependent properties are pasted into the field solver for processing. The units setting in Speedstack will replace the setting in Si9000e.

Solving for impedance


With the structure loaded into the Si9000e switch to the Lossless Calculation tab to display the structure graphic and lossless parameters.

+ - 9	Substrate 1 Height	H1	Tolerance Minimum Maximum 692.9100 + ± 0.0000 692.9100 692.9100 Calculate
Edge-Coupled Offset Stripline 1B1A	Substrate 1 Dielectric	Er1	4.2000 ± ± 0.0000 4.2000 4.2000 Calculate
S1W2_	Substrate 2 Height	H2	388.1100 ÷ ± 0.0000 388.1100 388.1100 Calculate
	Substrate 2 Dielectric	Er2	4.2000 ± ± 0.0000 4.2000 4.2000 Calculate
H2 Er2	Lower Trace Width	W1	191.9693 🛨 ± 0.0000 191.9693 191.9693
	Upper Trace Width	W2	166.5693 🛨 ± 0.0000 166.5693 166.563 Calculate
H1 Er1	Trace Separation	S1	215.9000 ± ± 0.0000 215.9000 215.9000 Calculate
	Trace Thickness	T1	35.5600 ± ± 0.0000 35.5600 35.5600 Calculate
W1 www.polarinstruments.com			
www.polanistruments.com	Differential Impedance	Zdiff	100.00 100.00 Calculate)

Specify the target impedance then click the Calculate button for the parameter to be used in the goal seek (e.g. trace width); with the target impedance reached switch to the Frequency Dependent Calculation tab.

Running frequency dependent calculations

Enter the frequency dependent parameters, the extended substrate data settings, the surface roughness compensation method and values and click Calculate to refresh the results.




For detailed Si9000e operation see the Si9000e User Guide.



With all calculations complete click the Copy Structure to Speedstack to return the structure to the stackup in Speedstack.

The Paste Structure Properties dialog is displayed.



Choose which properties are to be updated and click Apply.

Edit View Tools Units External Utility Help File 崔▲ 🕅 🗋 🖃 🚺 ≍ 🗋 ె 🗮 💒 🗒 🚍 アアアア 11 👯 🗓 🥭 盡 7 tack Up Editor DRC : 0 Controlled Impedance CI Results + 🗙 🛠 🏟 🔄 🔤 🚣 🚾 📫 🙆 🖧 🗮 All I< < 3 of 4 > >| 4 200 4.200 Substrate 1 Height H1 692.91 PP PrePreg 3080 76 200 4.200 Substrate 1 Dielectric Er1 4.2000 H2 388.11 Substrate 2 Height PP PrePreg 1651 152,400 4 200 Substrate 2 Dielectric Er2 4 200 PrePrea 1651 152,400 Lower Trace Width W1 191 97 4.200 W2 166.57 Upper Trace Width FR4 Core 304.800 35.560 Core Trace Separation S1 215.90 4.200 Trace Thickness T1 35.56 PP PrePreg 1651 152.400 4.200 Zd 100.00 PP PrePreg 1651 152.400 Differential Impedance Target Impedance 100.00 DD PrePreg 3080 76.200 Target Tolerance % 10.00 35 560 Stack Up Thickness with Soldermask = 1561.08 Beta V : 17.08.15943 Microns Target Stack Up Thickness = 1524.00 Stack Up Thickness = 1510.28


Rebuild and calculate the structure in Speedstack. The structure reflects the updated values.

Transferring multiple structures via Si Projects

To transfer all the structures in a stack use the Si Projects transfer function incorporated in Speedstack Si and Si9000e.

Si Projects allows for transfer of all controlled impedance structures along with all lossless and frequency dependent parameters from Speedstack Si into the Si9000e field solver.

Si Projects allows groups of structures to be saved and recalled in Si9000e and the updated structures pasted back into Speedstack.



The stackup in the example below contains four structures.



Use the To Si Project toolbar icon to copy the group of four structures from Speedstack Si and place them onto the clipboard; these structures can then be pasted directly into the Si9000e as a new project.

Paste from Speedstack into Si Project Switch to the Si9000e and use the Si9000e's Paste from Speedstack into Si Project to paste the set of four structures into the Si9000e as a project.

📕 Polar Si9000 PCB Tr	ransmission Line Field Solver - [C:\Users\Ralph\Desktop\Si9000 v18.x Beta 17Oct2017\Untitled.Si9] [C:\Users\Ralph\Desktop\Si9000 v18.x Beta 17Oct2017\Untitled.SIP]		
File Edit Configurat	tion Help		
	= = = = = = = = = = = = = = = = =		
	Frequency Distribution		
	Length of Line LL 101600.00 C Logarithmic C Linear		
	L1 100 ohms (1) Trace Conductivity (S/m) TC 580E+07 Set Result Presentation		
L1 100 ohms (1)	C2 S1 W2 Loss Tangent TanD 0.0195 — GoalSeek C Length of Line C / in C / m		
	CEr C1 + + + + + + + + + + + + + + + + + +		
	Frequency Minimum (MHz) FMin 500.000 Constant Er/TanD		
	C3 Causally Extrapolate Er / TanD Edit		
L1 75 ohms (2)			
	Frequency Steps FSteps 20 - Surface Roughness Compensation		
	C Smooth		
	W1		
L4 100 ohms (3)	C Grosse C Huray C Huray C Huray		
	Graph Odd Mode Even Mode SPICE RLGC 4 Port S-Parameters - Graph 4 Port S-Parameters - Data Mixed Mode S-Parameters - Graph Mixed Mode S-Parameters - Data Crosstalk Measurem		
	L1 100 ohms (1)		
	Differential		
L8 75 ohms (4)	Diferentia		

The Si9000e and Speedstack should automatically switch to the units that were in use when the structure was copied. (For instance, if Speedstack is in Mils and Si9000e is in Microns and a structure is copied from Speedstack to Si9000e the Si9000e should automatically switch to Mils.) The complete set of structures appears in the field solver's Project window in the same order as shown in Speedstack.

The Si Project window lists the transferred structures in Speedstack's display order, showing the order number and impedance value along with a thumb nail graphic indicating the structure configuration.

Modifying structures

Selecting each structure displays its associated graphic in a grey background.

With a structure selected the structure parameters can be modified as required and all values recalculated. The recalculated structures can be pasted back into Speedstack.


To paste a structure back into Speedstack select the target structure in Speedstack, switch to the Si9000e, select the structure for transfer and use the transfer icons to update the selected structure in Speedstack.

Click the Rebuild and Recalculate Displayed Structure to refresh the displayed structure.

Click the Rebuild and Recalculate All Structures to update all structures in the stack



Rebuild and Recalculate **Displayed Structure**



Creating CITS test files

Speedstack can create CITS test file data for each controlled impedance structure in the stack.



Select each structure and click Set CITS Test to display the Edit Test data dialog; specify the CITS test parameters for each structure to be tested and click OK.

Edit Test data		
Structure Details Structure Description Impedance Signal Layer	Offset Coplanar Strips 1B1A 50.00 4	Channel Select Single Ended Probe ID Differential
Horizontal Units Test From Test To Test Method Vp © Default © User	Inches 3 7 Absolute	Vertical Ohms/Division 10 Tolerance Vertical Tolerance Vertical Note: Tolerance Vertical Tolerance Vertical Tolerance Vertical Tolerance Vertical Tolerance Vertical Ve

Exporting the CITS test file

With the test data specified for each structure, from the File menu choose Export To|Export CITS File. Add descriptive Board Details and notes as required.

Board Details				
Customer	Polar			
Board Type	G308 back plane			
Part Number	1234			
Revision Number	Rev 06			

Click Make File and navigate to a suitable folder and save the CITS (.cif) test file.

Working with flex-rigid stackups


Speedstack Flex

Speedstack Flex allows PCB fabricators and OEM engineers rapidly to create and document accurate and efficient flex-rigid PCB layer stackups.

The graphical stackup display

The Speedstack Flex Navigator enables the board designer to link and document as many cross sections as necessary in order to fully document a flex-rigid build up.

Speedstack Flex supports documentation of common flexrigid constructions, including *doublets* where stacked pairs of flex link two rigid sections of the flex-rigid construction together (see graphic below.)



Flex-rigid stacks

Speedstack constructs a flex-rigid stack from an existing stack to which will be added a series of sub-stacks. This stack is referenced by Speedstack as the *master stack*. The electrical layer numbers of sub-stacks are determined from the master stack, so this stack should be created first.

The master stack is effectively a "bill of materials" stack and contains all the materials used in all sub-stacks; i.e., the *master stack* contains the full set of materials used in the final stackup and documents each rigid and flex-rigid section

with as many "sub-stacks" as needed for the design. There are no limits to the number of sub-stacks or layer count of the total build.

A range of materials including flexible adhesives, bondply and FlexiCore can be enabled or disabled for each layer, and impedance structures can be added to each sub-stack.

Mesh / Crosshatch ground planes

When used with Polar's Si8000m and Si9000e field solvers, Speedstack Flex permits modelling and documenting mesh/crosshatch ground planes from within the Speedstack Flex environment. Mesh geometry and structure data can be easily shared between Si8000m and Si9000e.

Internal Coverlays

Advanced rules allow impedance structures to be added when coverlays exist internally within a stack. When a coverlay is beyond the outer copper it will behave like a coating, when internal it will behave like a bondply or prepreg.

Definable colours per material


Speedstack Flex can set and store individual material colours via the material Properties dialog. This will help ensure that special build requirements are obvious during fabrication. This will be found useful for documenting plated layers or highlighting specific material usage such as no-flow prepregs and flexible cores.

Enabling Speedstack Flex/HDI

To enable Speedstack Flex/HDI select Tools|Options and ensure the Licensing pane purchasable option Speedstack Flex/HDI License check box is ticked.

Adding a flexible core

Create and save a symmetrical 6-layer stackup as shown in the sample stack below



This stack is referenced by Speedstack as the *master stack* discussed earlier, this section describes adding a series of sub-stacks to create the complete flex-rigid stack.

Ensure Symmetrical mode is off, right click the prepreg above Layer 4 copper and add a flexible core:

2 - 3	Core	FR4 Core	0.700 8.000 0.700			•	8.000
-	PP	PrePreg 1080	3.000				3.000
-	PP	PrePreg 1080	3.000				3.000
4 - 5	Core	FR4 Core	0.700 8.000 0.700	1	Add Add C.I. Structure	•	Foil Core
-	PP	PrePreg 1080	3.000		Full Stack Up Editor Mode		RCC Flexible Core
-	PP	PrePreg 1080	3.000		Set to Signal Set to Plane		Bondply

The flexible core is added as the new layers 4 and 5.

27	PP	PrePreg 1080	3.000					 3.000
4 - 5	FC	Flex Core	0.700 3.000 0.700	-	-			3.000
-	PP	PrePreg 1080	3.000	_	_	 -	 _	3.000

Using the Navigator

Press F4 to display the Navigator

Refresh

Right click the Navigator and choose Docking|Float to allow the Navigator window to be resized. The Navigator will move with Speedstack's Stack Editor. Choose Free to allow the Navigator to move independently of the Stack Editor.

Adding stacks

Adding stacks, for example, to form a flex-rigid structure or to illustrate the press cycles of an HDI build, can be achieved by:

- defining the layers of the new stack
- duplicating the master stack and disabling materials selectively

Defining new stacks defined by layers

New stacks may be added, defined by layers of the master stack. Choose Add Stack|Defined by Layers:

Add Stack	 Duplicate Master 	
Remove Stack		Defined by layers

It will be necessary to choose layers in the master stack to be the top and bottom layers of the new sub-stack and to position the new stack relative to the original stack.

Use the drop-down controls to select the top and bottom layers and position the new stack.

	Define New S	Stack – 🗆 🗙
Top Layer	3	•
Bottom Layer	Select Layer	•
Position Stack -	4 5 6	
Far Left	7	Far Right
G	8 9 10	0
Substack Root Na	me Mast	ter
		Apply Cancel

The starting and finishing layers (derived from the master stack) form the top and bottom layers of the sub-stack; the new stack is positioned relative to the current stack, choose a descriptive sub-stack root name and click Apply.

Adding a flex stack Defined by layers


Select the stack in the Navigator window and click Add Stack and choose Defined by Layers

Select Stack	
Add Stack	Duplicate Master
Remove Stack	Defined by layers

From the drop-down list choose Layer 4 as the Top Layer and Layer 5 as the Bottom Layer as shown below and enter Flex as the Substack Root Name.

Define New Stack 🗖 🗖 🗙							
Top Layer	4	-					
Bottom Layer	5	-					
Position Stack							
Far Left	Left	Right	Far Right				
0	0	œ	С				
Substack Root Name Flex							
		Apply	Cancel				

The new stack reflecting the top and bottom chosen layers is added to the Navigator in the specified position (to the right in the example below.)



Each sub-stack can be renamed individually as required.

Click the new stack – the selected stack is reflected in the Stack Editor and listed in the status bar.

Adding materials to the sub-stack

Select Symmetrical mode, in the Stack Editor click the new core and add a coverlay above.




The coverlays are added symmetrically about the core. Changes made in the Stack Editor are reflected in the Navigator. Click into the Navigator – use the mouse wheel to resize.

The Navigator can display in 2D or 3D views. Click on the See 3D View button to display a 3 dimensional view of the stackup
· ·

KK KKI Flex

The new stack with its added materials appears in the Navigator; clicking each stack in the Navigator displays it in the Stack Editor and allows editing as described earlier to add controlled impedance structures, change layer types, add non-copper layers, etc.

Adding a new stack Duplicating the master Right click the Navigator and choose Add Stack|Duplicate Master, rename the new stack and click OK.



The new stack is added to the Navigator. Click on each stack to display it in the Stack Editor and then edit as required.

Copying and pasting stacks

To copy a stack in the Navigator select the stack, choose Copy and Paste Stack, then from the dialog below choose the position of the new stack

	Copy &	Paste Stack	- 🗆 🗙
Position new s	tack		
Far Left	Left	Right	Far Right
e	0	0	С
		Apply	Cancel


Removing stacks

To remove a stack right click the Navigator, choose Remove Stack and select the stack to be removed.

Select Stack for Removal	-	×
Cores SubStack01 SubStack02 Cores		•

Aligning materials in the navigator

On occasions, adding a flexible stack results in misalignment between layer materials displayed in the navigator, for example, between the bondply and coverlay layers and the associated prepreg layers – see the graphic below.




To move the layers into alignment, select the stack in the Stack Editor and use the FlexNav Move Up and FlexNav Move Down commands from the Edit menu.


In the example above select the flexible stack in the Stack Editor, select the upper Coverlay layer and shift the layer up into alignment with the prepreg layer in the rigid stack (use the Ctrl + Shift + Up arrow keys)

Repeat the alignment for the bondply and lower coverlay materials (using the Ctrl + Shift + Down arrow keys.) The materials are displayed aligned in the navigator – below.

To return the stack to its original alignments, from the Edit menu Reset All NVDP (Navigator Visual Display Position) Attributes.




The navigator display is reproduced in the Technical Report




The technical report also supports different materials on the same dielectric layer, improving the clarity of documentation between the stackup designer and fabricator.

Displaying the stack in Proportional View


Speedstack can display the stackup so that the material thicknesses are shown proportional to each other. Select the stack in the Stackup Editor and from the View menu choose Proportional Stack Viewer.




This visual aid will be found useful when considering the dielectric thicknesses between electrical layers.



Using the Ruler within Proportional view Select the stack in the Stackup Editor



Switch to Proportional View and click the ruler on.



Zoom in as required and use the ruler to measure material dimensions, thicknesses, trace widths, etc.

Working with HDI builds

Speedstack HDI

For HDI PCB fabricators, Speedstack HDI provides the flexibility to quickly calculate the possible impact of substituting alternative materials to improve manufacturability and reduce cost while maintaining the specified parameters and performance of the board.

Easy graphical stackup display

The HDI navigator provides a rapid guide through the sequential sub-stack lamination sequence and presents the complete assembly in a parsed graphical display that shows each phase of the multi-step lamination sequence of an HDI PCB. User-definable settings within the navigator allow engineers to display layers in transparent, invisible or 3D mode.

Sub-stack reordering

Speedstack Navigator makes re-ordering and renaming substacks quick and easy in HDI builds; sub-stacks can be simply moved left or right within the Navigator window.

HDI builds

Use the Speedstack Navigator to document HDI press/drill cycles. Speedstack can document press cycles based on foil locations or drill start and end layers.

Sequential plan

The Sequential plan command creates sub-stacks that represent each press cycle in a sequential lamination from the Master stack based on foil locations.


Drill plan

Using Drill Plan, Speedstack determines the sub-stacks by the start / end layers of the drills.


Creating the target stack with the Stack Editor

Consider the target stack below – it will require three press cycles. Build and document the stack in the Stack Editor.

Switch to 2D View.




With the target stack completed use the Navigator's Add Stack to document each press cycle, building up the stack in the Navigator. Press F4 to start the Navigator and display the master stack.



Click Add Stack to copy the stack and name the new substack Press cycle 2.

Duplicate Master Stack – 🗖 🗙				
Stack Name	Press cycle 2			
Board Thickness				
Target Stack Up Thicknes	s 62.9921			
Positive Tolerance %	10			
Negative Tolerance %	10			
Copy into new stack				
	ОК		Cancel	

The new sub-stack is copied into the navigator window.



To edit the sub-stack to illustrate the press cycles, click the sub-stack to display it in the Stack Editor.


Disabling materials in the sub-stack Utilize the Stackup Editor to add the drills and to disable the materials that are added in each press cycle.



Note that if Symmetrical mode has been selected, material will be disabled both at the top and bottom of the stack.


Symmetrical Mode

With the sub-stack selected in the Stackup Editor, right click the sub-stack, select the materials to be disabled – i.e., in this case the materials added in the final press cycle, see the graphic below – and choose Flex-Rigid and then choose Disable Material




Disabled materials are shown in blue and will be removed from the sub-stack display to illustrate the press cycle.

The Navigator now displays the press cycle alongside the master stack.



The sub-stack can be displayed either to the right or left of the master stack. Right click the sub-stack and from the context menu choose Move Left.


Sub-stack Press cycle 2 is now shown to the left of the master stack.



To add the next press cycle, right click the sub-stack and choose Copy and Paste Stack and position the new substack to the far left.

	Copy &	Paste Stack	- 🗆 🗙	
Position new stack				
Far Left	Left	Right	Far Right	
œ	0	0	0	
		Apply	Cancel	

Modify the new sub-stack, disabling materials added in the first press cycle, in the Stack Editor as previously described and display the completed stack in the Navigator.




Each press cycle appears as a separate stack, progressing from left to right, in the Navigator.

Exposing the cores


In the fabrication process the manufacturer will process all the core materials first, prior to bonding where each core is interleaved with prepreg materials. It is sometimes useful, therefore, to see all the core materials on a single sub-stack.

Right click the Navigator window and choose HDI Build|Expose Cores to display the core layers.



Using the Sequential Plan


Sequential Plan creates sub-stacks that represents each press cycle in a sequential lamination from Master stack based on foil locations. Consider the 14-layer stack below – this stack will need several press cycles to manufacture.




Opening the Navigator will display the completed master stack (shown below) in the Navigator window.




Right click the Navigator window and choose HDI Build Sequential Plan and name the sub-stacks:



Click Apply - the Navigator displays the 4 press cycles




Choose HDI Build|Expose Cores – the cores are displayed in the Navigator window alongside the press cycles.




Using the Drill Plan

The HDI Build|Drill Plan creates sub-stacks that represents each press cycle from the Master stack based on drill start-



end layers. Consider the stackup below – a 10 layer sequential lamination construction.

Press the F4 key to open the Navigator




The completed Master stack is displayed. Right click the Navigator and choose HDI Build|Drill Plan.

HDI Build	Sequential Plan
Rename Stack	Drill Plan
	Expose Cores

Supply the Sub-stack root name – the name will be used when numbering the press-drill cycles.


Sequential / Drill Plan 🛛 🗖 🗖							
Substack Root Name	Press-D	rill Cy	/cle				
No Blind Mechanical Via	s						
	Apply		Cance	el			

Click Apply – Speedstack documents the build-up stages of the sequential lamination.



Exposing cores


Right click the Navigator and choose HDI Build|Expose Cores – the cores are shown alongside the press cycles.




There are no limits to the number of press cycles that may be documented.

Working with multiple press cycles

The stack below is a 24 layer stack with multiple press-drill cycles. Open the Navigator, choose HDI Build|Drill Plan.



The Navigator displays the drill plan and cores below:



Printing the Navigator screen

From the File menu choose Print Technical Report – Speedstack prints the Navigator screen with its press cycles along with individual stack data, impedance data and drill data tables.

Using Speedstack materials libraries



The materials libraries are collections of the materials used in the process of designing stackups. Users can create and manage their own libraries of board materials or use libraries pre-built and provided by material suppliers. Using pre-built libraries can ensure accuracy and save considerable time during stackup design. Speedstack allows libraries to be created and materials added. Up to date libraries of materials may be downloaded from the Polar Online Material Library. Click the Materials Library button to display the Materials Library window.

Working with the materials libraries

When Speedstack is started the materials library specified as the default materials library file (selected via the Tools|Options|File Locations dialog below) is opened.

	File Locations	
Select default materials library file		
C:\Program Files (x86)\Polar\Speedst	ack\Samples\Speedstack Imperial.mlbx	Browse

The dialog includes the data grid displaying the contents of the loaded library and the associated library filter.

Each library component type is accessible via its associated tab. Click on each tab to view or edit the component type.

		iþ ir,	11 10 🔰			.	K 🚹 🎄						
Filter Fiel	d		Operand	Criteria		Logic	Ro	w Filter					
_	-						Las Las II						
_			<u> </u>	<u> </u>			Y V						
			- I	•		-							
			-	•		-							
-													
			- I	<u>-</u>		-							
			-	-		-							
oils			Solder Masks		elable Masks (Stock Number		esive Flexible Cores Shi Dielectric Finished Thicknes	1		Unano Co Rosa Thislanan	Lower Cu Base Thickness	Resin Content	Tg
•	FR4	Supplier Polar Samples	CO/001	FR4 Core	400-001	50.8	50.8	4.2	0.0195	17,78	17.78	75	180
	FR4	Polar Samples Polar Samples	CO/001	FR4 Core FR4 Core	400-001	50.8	50.8	4.2	0.0195	35.56	35.56	75	180
	FR4	PolarSamples	CO/002	FR4 Core	400-002	50.8	50.8	4.2	0.0195	71.12	71.12	75	180
	FR4	PolarSamples	CO/003	FR4 Core	400-004	76.2	76.2	4.2	0.0195	17.78	17.78	60	180
	FR4	Polar Samples	CO/005	FR4 Core	400-005	76.2	76.2	4.2	0.0195	35.56	35.56	60	180
	FR4	Polar Samples	CO/006	FR4 Core	400-005	76.2	76.2	4.2	0.0195	71.12	71.12	60	180
	FR4	Polar Samples	CO/007	FR4 Core	400-007	101.6	101.6	4.2	0.0195	17.78	17.78	53	180
	FR4	Polar Samples	CO/008	FR4 Core	400-008	101.6	101.6	4.2	0.0195	35.56	35.56	53	180
	FR4	Polar Samples	CO/009	FR4 Core	400-009	101.6	101.6	4.2	0.0195	71.12	71.12	53	180
	FR4	Polar Samples	CO/010	FR4 Core	400-010	127	127	4.2	0.0195	17.78	17.78	50	180
	FR4	Polar Samples	CO/011	FR4 Core	400-011	127	127	4.2	0.0195	35.56	35.56	50	180
	FR4	Polar Samples	CO/012	FR4 Core	400-012	127	127	4.2	0.0195	71.12	71.12	50	180
	FR4	Polar Samples	CO/013	FR4 Core	400-013	152.4	152.4	4.2	0.0195	17.78	17.78	47	180
	FR4	PolarSamples	CO/014	FR4 Core	400-014	152.4	152.4	4.2	0.0195	35.56	35.56	47	180
	FR4	Polar Samples	CO/015	FR4 Core	400-015	152.4	152.4	4.2	0.0195	71.12	71.12	47	180
	FR4	Polar Samples	CO/016	FR4 Core	400-016	203.2	203.2	4.2	0.0195	17.78	17.78	45	180
	FR4	Polar Samples	CO/017	FR4 Core	400-017	203.2	203.2	4.2	0.0195	35.56	35.56	45	180
	FR4	PolarSamples	CO/018	FR4 Core	400-018	203.2	203.2	4.2	0.0195	71.12	71.12	45	180
	FR4	PolarSamples	CO/019	FR4 Core	400-019	304.8	304.8	4.2	0.0195	17.78	17.78	46	180
	FR4	PolarSamples	CO/020	FR4 Core	400-020	304.8	304.8	4.2	0.0195	35.56	35.56	46	180
	FR4	PolarSamples	CO/021	FR4 Core	400-021	304.8	304.8	4.2	0.0195	71.12	71.12	46	180
	FR4	PolarSamples	CO/022	FR4 Core	400-022	533.4	533.4	4.2	0.0195	17.78	17.78	41	180
•													,

Materials library toolbar

Use the toolbar to load and save libraries, import or export libraries, arrange data columns or access the online or onpremise libraries. The Toolbar and button functions are shown below.





Set filter

Open Materials Library



Opening a library

To open, or load, a library, click the Open Library icon and browse to the library; click Open – the currently loaded library will be replaced.

Opening and appending a library

To open a library and add the materials to an existing library click the Open and Append Library icon, browse to the library and click Open: the material will be added to the existing library table.

Filtering Materials

When adding or swapping materials, available materials (Foils, Prepregs, etc.) are listed in the associated material library data grid. Lists can be filtered for materials matching desired parameters (for example, dielectric thickness, Er, loss tangent, etc.)

Filter Field						
Field	Operand	Criteria	Logic		Row	Filter
•	-		-	X.	V	
•	_		_	· T	·~	
•	-		•			
•	-		-			
•	•		-			

To list only materials matching required characteristics, specify the criteria in the filter drop-downs and text boxes and apply the filter.

Filtering for an exact match

For example, to select materials with a dielectric base thickness of 3.937 mil select the field and operand and specify the criteria, then click Apply.

Filte	r								
Fie	ld		Operand	Criteria	1	Logic		Row Filter	
Ba	seThickr	ness	-	▼ 3.937			V. V.	BaseThickness = 3.937	
			•	•		· ·	1 +		
			•	•		-			
			•	•		•			
			•	-		•			
Foils	Prepr	regs RCCs Co	res Solder Masks	Ident Inks F	eelable Masks Cove	rlays Bond Ply Adhesiv	ve Flexible Cores	Shields	
	Туре	Supplier	Supplier Descripti 💈	Description	Stock Number	Dielectric Base Thickness	Dielectric Finished	Thickness Dielectric Const	ant Loss Tangent
•	FR4	Polar Samples	CO/007	FR4 Core	400-007	3.937	3.937	4.2	0.0195
	FR4	Polar Samples	CO/008	FR4 Core	400-008	3.937	3.937	4.2	0.0195
	FR4	PolarSamples	CO/009	FR4 Core	400-009	3.937	3.937	4.2	0.0195

The matching materials are displayed, along with the row filter criteria.

Filtering with multiple criteria Multiple conditions may be specified with AND/OR logic.

Filter															
Fiel	d			Operand	Crit	eria	l	.ogic				Row Filte	er		
Bas	eThickne	ess	-	=	- 3.9	37		AND	-	V	1	BaseThi	ckness = 3.937 AND	UpperCuThickne	ss = 1.378
Upp	perCuThic	kness	-	=	▼ 1.3	78			-	P-					
			-		•				-						
			-		-				-						
			•		•				-						
Foils	Prepre	gs RCCs	Cores	Solder Masks	Ident Inks	Peelable Masks	Coverla	ys Bond Ply	Adhesi	ve Flexit	ble Cores	Shields			
	Туре	Supplier	Supp	plier Descripti 🕗	Descriptio	n Stock Number	Die	electric Base Th	ickness	Dielect	ric Finished	Thickness	Dielectric Constant	Loss Tangent	Upper Cu Base Thickness
•	FR4	Polar Sample	es CO/0	08	FR4 Core	400-008	3.9	37		3.937			4.2	0.0195	1.378

Use the AND/OR logic field to add each new condition:



Example: BaseThickness = 3.937 AND UpperCuThickness = 1.378 AND DielectricConstant = 4.2 AND LossTangent < 0.02

The conditions are shown specified in the graphic below.

Filter															
Fiel	d		Operand	Criteri	ia	Logic				Row Filter	r				
Bas	eThickne	999	• =	▼ 3.937		AND	- 7	¥4	1	BaseThic 0.02	kness = 3.937 AND	UpperCuThickne	ss = 1.378 AND DielectricCo	onstant = 4.2 AND LossTang	gent <
Upp	perCuThic	kness	-	▼ 1.378		AND	-	· T		0.02					
Die	lectricCor	nstant	• =	▼ 4.2		AND	•								
Los	sTangent		 ✓ 	▼ 0.02			-								
			•	•			-								
Foils	Prepre	gs RCCs Core	s Solder Masks	Ident Inks	Peelable Masks Cove	rlays Bond Ply	Adhesive	Flexible	e Cores !	Shields					
	Туре	Supplier	Supplier Descripti 👔	Description	Stock Number	Dielectric Base Thi	ickness	Dielectric	Finished 1	hickness	Dielectric Constant	Loss Tangent	Upper Cu Base Thickness	Lower Cu Base Thickness	Resi
	FR4	PolarSamples 0	0/008	FR4 Core	400-008 3	3.937		3.937			4.2	0.0195	1.378	1.378	53

Filtering for an inexact match with Like

Use the Like operand to to search for a specified pattern in a column. Use wildcard characters * or % to represent zero or more characters.

For example, Like *1080 returns all lines *ending in* "1080" Like *1080* – below – returns all lines *containing* "1080"

Fiel	d		Operand	Criteria	Logic		Ro	v Filter	
Des	cription	-	Like	· 1080		-	¥ ¥	scription Like '*1080'	
		-		•		-	1 1 1		
Ē		•		aí <u> </u>	—í—		,		
H			· · · · ·						
H									
		•	<u> </u>	<u> </u>		-			
oils			1		1 1		ive Flexible Cores Shie	1	
	Description	Dielectric Base				-		Lower Cu Base Thickness	
•	1x1080	64 64	64	-	.62	0.0089	18	18	57
	1x1080 1x1080	64	64 64		.62	0.0089	70	35	57 57
	1x1080	76	76		.02	0.0089	18	18	63
	1x1080	76	76	-	.5	0.0092	35	35	63
	1x1080	76	76		.5	0.0092	70	70	63
	1x106/1x1080	102	102	-	.58	0.009	18	18	59
-	1x106/1x1080	102	102		.58	0.009	35	35	59
	1x106/1x1080	102	102		.58	0.009	70	70	59
		400	109	3	.54	0.0092	18	18	61
	1x106/1x1080	109	105						



Click Clear Filter to return to displaying all materials.

On exiting the library window, Speedstack prompts to save the library.

Creating a new library







To create a new library, click Clear Library to clear the currently loaded materials; the library is removed from the library manager.

Import materials (usually supplied in comma separated values format) as described below and save the library.

Loading the new library at start up

Click Save Materials Library and supply a name and destination folder to create the new library.

To have the library load as Speedstack starts, specify it as the default materials library file via Tools|Configuration Options|File Locations as described earlier.

Importing material to the Speedstack materials library

Speedstack allows users to add existing material lists (usually supplied from the material manufacturer's data sheets) to its library; material data must be arranged in the format and order used by the Speedstack library.

Library materials can be imported from the Polar Online / On-Premise Library or from local library files.

Importing from local material files

Prior to importing the material data file ensure the file is not open in another process (for example, in Microsoft[®] Excel[®].)



Click the Speedstack Materials Library button to open the Library, and then click Import CSV Library to open the Import Library dialog.

						🕂 🗘	74 7	🖌 🦳 🛓	<u>B</u>	
Filter										
Fiel	d		Operand	Criteria	1	Logic			Row Filter	
			•	-			-	VL VL		
			•	•			•]]	
			•	•			•			
			•	•			•			
			•	•			•			
Foils	Prepre	gs RCCs Co	res Solder Masks	Ident Inks P	eelable Masks	Coverlays Bo	ond Ply Adhe	sive Flexible Cores	Shields	
	Туре	Supplier	Supplier Description	n Description	Stock Number	Dielectric Base	e Thickness	Dielectric Finished Thi	ickness Dielectric Constant	Loss Tangent
•	FR4	Polar Samples	CO/001	FR4 Core	400-001	50		50	4.2	0.0195
	FR4	Polar Samples	CO/002	FR4 Core	400-002	50		50	4.2	0.0195

When importing materials set the Import options in the Import Library dialog: specify the units, delimiter and material type and specify whether the material will be used to clear the current data table or append to the existing library.

Import Library				
Units for Import Microns Mils/Thous Millimetres Inches	Delimiter © Comma © Tab © Other	File Type Foils RCC PrePreg Cores SolderMasks Idents Peelables Coverlays BondPly Adhesive FlexCores Shields	Existing Data Table	Import Cancel

Replacing existing material tables

Choose the Clear Existing Data Table option and choose the field delimiter type. The library import function can accept files in a variety of formats: tab delimited, comma separated and Excel worksheet and template formats but must match the arrangement of the supplied sample files with columns in the correct order. Specify the units for import, file delimiter and choose the file type (Foil, RCC, Prepreg, etc.) and click Import. Navigate to the file via the Open dialog and click Open. Repeat the procedure for every file type to be imported. Save the resulting files as .mlbx library files.

Adding material data to an existing library

To add material data to an existing library table, open the library, click Import CSV Library, click the Append to Existing Data Table and click Import.

Navigate to the .csv or .txt file and click Open. Save the modified library file as a .mlbx file.

Exit the library when all file types have been imported.

Adding new material to the data tables

Caution: ensure consistency of units

When defining dimensions, e.g., layer thicknesses, for a stackup ensure that all measurements are defined using the same units (mils, mm, etc.) throughout the structure and its associated libraries.

Open the library to be modified. To add individual materials to a library, click the associated component type tab; click onto a material, or empty line. An editing box will open which will contain the material clicked on, or the last material in that type library.

Review/Edit Cores			
Supplier	Polar Samples	Size	•
Supplier Description	CO/022	Note 1	
Description	FR4 Core	Note 1	
Stock Number	400-022		
Туре	FR4		
		Note 2	
Base Thickness	540.00		
Finished Thickness	540.00		
Dielectric Constant	4.2	Note 3	
Loss Tangent	0.0195		
Resin Content	41		
Tg	180		
Td	0	Note 4	
CAF Resistance	0		
Z Axis Expansion	0		
Tolerance +/-%	10	Note 5	
Upper Cu Thickness	18.00		
Lower Cu Thickness	18.00		,
Cost	22		
Lead Time	0		
Use in Auto Stack			
Planes Both Sides			
Laser Drillable			
Add Delete	< < <	22 of 29 >>>	ОК

The material can be edited or deleted, or a new material can be added. To speed up the process of adding families of materials, when a material is added the properties of the last material are copied to the new material. The details can then be edited. Clicking OK will add any new materials to the end of the list.

Importing material to the data tables

Speedstack allows users to add existing material lists to its library; material data must be arranged in the format and order used by the Speedstack library. Contact Polarcare@polarinstruments.com

Library sample files

Sample files for all material types in comma separated value format and Microsoft Excel spreadsheet and template formats suitable for importing to Speedstack are available on request from Polar Instruments.



Click the Materials Library button to open the Library, and then click Import CSV Library to open the Import dialog.

Import Library				
Units for Import Microns Mils/Thous Millimetres Inches	Delimiter © Comma © Tab © Other	File Type Foils RCC PrePreg Cores SolderMasks Idents Peelables Coverlays BondPly Adhesive FlexCores	Existing Data Table	Import Cancel

Choose Clear or Append to Existing Data Table as appropriate.

Creating a new materials library table

Choose Clear Existing Data Table, click Export Library as CSV and choose microns as units and the field delimiter type and click Export. The data table is exported as a "template".

Open the file in a suitable text file editor – the file below is opened in Microsoft Excel and shows the file header rows with the column headers in the order and format expected by the Speedstack library manager. Add the material data to the associated columns and save in text format. As noted above, templates for all materials are available on request from Polar Instruments. Contact polarcare@polarinstruments.com

X		5 - 0	- -				Foil.o	:sv - Excel						
F	ILE	HOME	INSERT PAGE LAYO	DUT FORM	IULAS DATA	REVIEW	VIEW	Nuance	PDF					
A	3	• :	$\times \checkmark f_x$											
	Α	В	с	D	E	F	G	н	1	J	К	L	М	N
1	*Foil													
2	*Type	Supplier	Supplier Description	Description	Stock Number	Cu Thickness	Cost	Lead Time	Notes 1	Notes 2	Notes 3	Notes 4	Notes 5	Size
3														
4														
5														
6														

Empty Foils library table

The library import function can accept files in a variety of formats, tab delimited, comma separated and Excel worksheet and template formats.

Sections of the sample files suitable for Speedstack are shown below.

	А	В	С	D	E	F	G	Н	I
1	* Cores								
2	*							Dielectric	Dielectric
3	*Type	Supplier	Supplier Description	Description	Stock Number	Upper Cu Thickness	Lower Cu Thickness	Base Thickness	Finished Thickness
4	FR4	Polar Samples	CO/001	FR4 Core	400-001	0.018	0.018	0.05	0.05
5	FR4	Polar Samples	CO/002	FR4 Core	400-002	0.035	0.035	0.05	0.05
6	FR4	Polar Samples	CO/003	FR4 Core	400-003	0.07	0.07	0.05	0.05
7	FR4	Polar Samples	CO/004	FR4 Core	400-004	0.018	0.018	0.075	0.075
8	FR4	Polar Samples	CO/005	FR4 Core	400-005	0.035	0.035	0.075	0.075
9	FR4	Polar Samples	CO/006	FR4 Core	400-006	0.07	0.07	0.075	0.075
10	FR4	Polar Samples	CO/007	FR4 Core	400-007	0.018	0.018	0.1	0.1
11	FR4	Polar Samples	CO/008	FR4 Core	400-008	0.035	0.035	0.1	0.1

Sample Cores library file in Microsoft Excel format

* Cores,,,,,,,,Dielectric,Di

Sample library file in comma separated format

Files for importing into the library must be in the above format, *with columns in the correct order*.

Specify the delimiter if necessary and choose the file type (Foil, RCC, Prepreg, etc.) and units for import and click Import and Clear or Append as required.

Choose the file from the list displayed in the Open dialog and click Open. Repeat the procedure for every file type. Save the file as a .mlbx library file.

Exit the library manager when all file types have been imported.

Adding material data to an existing library

To add material data to an existing library, open the library click Import CSV Library, click the Append to Existing Data Table and click Import.

Choose the .csv or .txt file and click Open. Save the modified Library file as a .mlbx file.

Selecting Materials from the Library

Column Order (Materials Library)

The default setting displays all columns. The columns displayed and the order they are displayed can be set in the materials Library form.

Arranging Columns in Library Forms

The Library windows can be customised in respect of which columns to display and in which order.



Arrange Columns

Click the Go to Materials Library button and select Arrange Columns; the dialog associated with the selected material tab (Foils, Prepregs, etc.) is opened.

Select Prepreg Fields				
Selected Columns			Available Columns	
Supplier SupplierDescription Description	^	<		^
Stock Number Base Thickness Finished Thickness				
DielectricConstant LossTangent				
ResinContent Tg		Down		
Td CAFResistance ZAxis Expansion		Delete		
ExcessResin	~	Clear All		~
			ОК	Cancel

The Left box of the dialog shows the columns that will be displayed and the order top to bottom is the order they will be displayed left to right in the library window.

Click OK to return to the Materials Library, which will show the columns as set.

Until the column order is saved the column order is only available during the current session. Click Save Column Order to define the selected column order as the default order whenever the program is run.

Click Load column Order to apply a saved column arrangement.

Locking the library

The materials library can be locked and password protected to prevent unauthorised or accidental editing. If no password has been set the Material Library remains open for any changes and modifications.

To lock the library, click the Library Lock button and supply a password; the library is then locked and any editing requires the password to be entered (via clicking on the padlock). Once unlocked it will remain unlocked until Speedstack is closed or the padlock is clicked again.

Save Column Order

Ċ

Load Column Order

ibrarv Lock



Using the Online Library

The Online Library comprises the most up to date copies of the material files supplied from materials manufacturers who are members of the Polar Speedstack Supplier Partner program. Each new version of Speedstack adds new and updated materials to the Polar online library; utilisation of the online library requires access to the internet.

Importing from the Polar Online Library

To add materials (Foils, Prepregs, etc.) from the online (or on-premise) library, choose the Open Materials Library icon and click the Online Library icon highlighted below.

10	:\Program Files (x86)	\Polar\Speedstack\Samples\Speedsta	ck Imperial.mlbx		_		_	Х
••		} ↓ ∰ ∰ ∭ ‡ 🕻	1	隙 ∩_(ě.			
					Online Library			
Foils	Prepregs RCCs	Cores Solder Masks Ident Inks Pe	elable Masks Coverlays Bond Ply Adh	nesive Flexible Core	s			
	Supplier	Supplier Description	Description	Stock Number	Cu Base Thickness	Туре	Cost	
•	Polar Samples	FO/001	Copper Foil	100-001	0.7	Copper	1	
	Polar Samples	FO/002	Copper Foil	100-002	1.4	Copper	2	
	Polar Samples	FO/003	Copper Foil	100-003	2.8	Copper	3	1.1
*								

Speedstack connects to the Polar Online Library and displays the materials available for each file type from all the suppliers in the Speedstack Supplier Partner program; click on a material supplier's name in the Filter by Supplier pane to view just the materials available from that supplier.

Iter by Supplier	File Type	Library Files Available : All	Append
All Suppliers	Foils RCCs PrePregs Cores Solder/Masks Idents Peelables	TUC_TU_872_SLK_10GHz_2001.mlbx ^ TUC_TU_872_SLK_Sp_10GHz_2001.mlbx ^ TUC_TU_883_10GHz_2001.mlbx ^ TUC_TU_933_10GHz_2001.mlbx ^ TUC_TU_933_10GHz_2001.mlbx ^ Ventec_tec_speed_1_0_VT_464(M)_1GHz_1901.mlbx ^ Ventec_tec_speed_2_0_VT_464 1GHz 1901.mlbx	Close
AGC	Coverlays BondPly Adhesives FlexCores Shields	Ventec_tec_speed_2_1_VT_461_1GHz_1901.mlbx Ventec_tec_speed_2_0_VT_870PP_106Hz_1901.mlbx Ventec_tec_speed_3_0_VT_464L_1GHz_1901.mlbx Ventec_tec_speed_4_0_VT_464L_1GHz_1901.mlbx Ventec_tec_speed_5_0_VT_464G_10GHz_2303.mlbx Ventec_tec_speed_5_0_VT_464G_1GHz_2303.mlbx Ventec_tec_speed_5_0_VT_464G_1MHz_2303.mlbx Ventec_tec_speed_5_0_VT_464G_10GHz_2303.mlbx Ventec_tec_speed_5_0_VT_464G_10HHz_2303.mlbx	clear data from the existing library data tab
	Filter by Frequency	Library Files Selected during this session	
	• All		
	C 1 GHz C 20 GHz C 5 GHz C 50 GHz C 10 GHz C 75 GHz		
le Access Mode			
e Access Mode Online Polar Library (ftp://polarinstru	imente com)		
On-Premise Mode Application Not			
C:\Users\Ralph\AppData\Roaming\Pola		Browse Download	1
s. Yoseis (naipi) vypbata (noaining (roiai	Copeedstack (MaterialDolary	Diowse Download]

Filtering libraries by frequency Material libraries contain values for dielectric constant (Dk) and loss tangent (Df) measured at frequencies specified by the supplier. The measurement frequency is indicated in the library file name.

Use the Filter by Frequency function to list all files or just the files with Dk and Df specified at the chosen frequency. Speedstack provides frequency filtering at 1GHz, 5GHz, 10GHz, 20GHz, 50GHz and 75GHz.

On-Premise libraries

To download a copy of the online library to a local folder, click the Download... button. The library will be downloaded and saved by default to the following local folder: C:\Users*username*\AppData\Roaming\Polar\Speedstack\Ma terialLibrary

Where access to the online library is unavailable or a local copy is required, a complete set of the online libraries is available on request to Polarcare subscribers; contact <u>polarcare@polarinstruments.com</u> with your Polarcare contract number and Speedstack version. The supplied libraries should be copied to a suitable local folder with the file/folder structure preserved.

To use the on-premise library, choose On-Premise Mode and browse to the local copy: the library files should appear as a local online library; import materials as described above.

Downloadable mlbx files

Note that the Online Library only lists files with .mlbx extensions and that follow the file naming conversion:

<Supplier>_<MaterialFamily>_<frequency>_<release>. mlbx

(No spaces are permitted in downloadable library file names.)

All .mlbx file names reflect the frequency at which dielectric constant and loss tangent is specified and the Speedstack release version.

Although the .mlbx file format will support multiple material types (Foils, Prepregs, Cores, etc.) in the same file *the downloadable .mlbx file only contains a single material type*.

Choosing material files

Browse through the list of available materials or scroll through the list of suppliers and choose a supplier to filter the materials by that supplier.

Choose the File Type and material. From the Existing Data Table dialog select Append to add the new materials to the table. Click the Clear checkbox to replace the contents of the selected table type Repeat for each material to be added to the library then click Close.

Note: Many organisations connect to the Internet via proxy servers to provide caching and controlled access. In some cases, a proxy server may return library content in a format that prevents successful download into Speedstack. If your organisation connects to the internet via a proxy server, you may need to request the MIS department to grant address ftp://polarinstruments.com permission to bypass the proxy server – if this is not possible the libraries can be supplied for local (on-premise) access (see above.)

Printing stackup information

To print the stackup information, from the File menu choose the Print Technical Report command to open the Speedstack Report Printer.

Print Technical Report includes:


- Stack data columns
- Controlled impedance structure data columns
- Drill data columns
- Bill of Material data columns
- Frequency dependent loss graphs for each structure


along with frequency dependent properties and information entered into the Stack File Properties.

<u> </u>		I III			.		+1 31	•	**			(q		_ 00				Display P	age 🚺
C-\Program	Files (x86)\Polar\Speedstack\Sample	s\Eval Imperi	ial sei	U	nits: Mils	C	ON	IFII	DE	N٦	ΓΙΑ	L					D		
Layer			ick up					Des	cription	Сор	per Layer Type	Base Thickness	Processed Thickness	Resin Content	er				
			M-5683 L1					Liquid Photol					1.000		4.000				-
1								Copper Foil		Signa		0.700	1.400						
2		0						PrePreg 1080		Signa		3.000	1.950	60.000	4.200				
2								FR4 Core		Plane		1.400 3.000 1.400	3.000	60.000	4.200				
ĭ								PrePreg 3080		1 refite		3.000	2.776	60.000	4.200				
								PrePreg 1651				6.000		47.000	4.200				
4 10								PrePreg 1651		Signa		6.000 1.400	1.400	47.000	4.200				
4 5								FR4 Core		Signa	1	1.400 12.000 1.400	12.000	46.000	4.200				
								PrePreg 1651		orgin		6.000	5.552	47.000	4.200				
								PrePreg 1651				6.000		47.000	4.200				
6								PrePreg 3080		Plane		3.000	2.776	60.000	4.200				
7		~ ~ ~	/ \ /					FR4 Core		Signa		1.400 3.000 1.400	3.000 1.400	60.000	4.200				
					<u> </u>			PrePreg 1080		orgin		3.000		60.000	4.200				
8								Copper Foil		Signa	al 👘	0.700	1.400						
			4148 L8					Liquid Photol					1.000	hickness = 2.000	4.000				_
Structure		Target	Calculated	Lower Trace Width	Upper Trace Width	Trace		Stack Up Cost		Ref. Plane 2	Up Thickne Coating Above Substrate	ss with Sold	lermask = 62.8i	0					1
Image	Structure Name Coated Microstrip 1B	Impedance 75.000	Impedance	(W1)	(W2)	(T1) 1.400	(H1) 6.350	0.000	in Layer	in Layer	(C1)								
	coaled morosop to	75.000	73.740	4.000	3.000	1.400	0.550	0.000	5	0	1.000								
	Edge Coupled Coated Microstrip 1B	100.000	100.290	7.650	6.650	1.400	6.350	0.000	3	0	1.000								
	Edge Coupled Offset Stripline 1B1A	100.000	101.280	7.250	6.250	1.400	27.280	15.280	3	6	0.000								•
																			_
StackName	I/O Control																		
Drawing No.		Associate	ed Documents:						Revision	: Modifica	tion:		e of Revision:	Editor					
Date: 01 08 Designer: F									1.01	-		4/1/2		NJM CEM	Pa	ge	- 2		
Department	: Eng Model								1.03			1/8/2		RRB	1	^			
Office: Gare	enne Park	CONFI	DENTIAL																
							Print style & pres	sentation copyright	© Polar Instrume	ents Ltd									

Speedstack Report Printer toolbar

The Speedstack Report Printer toolbar provides shortcut access to the most commonly used printing commands.





Speedstack Report Printer menu system

File menu

Use the File menu under the Printing window to save and load print settings.

Save Print Settings	
Load Print Settings	
Exit	Ctrl+Q

Click Save Print Settings and specify the Print Settings file name and location. Click Load Print Settings to load a saved Print Settings file.

Whichever settings were last used in a session will become the default when the Printing window is next loaded.

Options menu

The Speedstack Report Printer Options menu contains all the settings for printing.

Print Setup	
Page Setup	
Stack Data Table	>
Controlled Impedance Data Table	>
Frequency Dependent Loss Graphs	>
Drill Data Table	>
B.O.M. Data Table	>
Footer	>
Note Field Aliases	
Print Order	
General	>
Confidential	
Restore Default Settings	
Restore Default Table Fields	
Restore Default Table Fields (Legacy)	

Print Setup

Use the Print Setup command to choose the target printer, along with its properties, the range of pages to print and number of copies. Optionally, click the Print to file check box to save the output to a file (for example, to save the file as a document in PDF format) when printed.

Page Setup

Page Setup displays the Page Setup dialog to change the paper size and source and page orientation and margins.

Stack Data Table

The Stack Data Table commands allow for optional display of stack parameters, drills, thickness totals and tolerances.

Choose Stack Data Table, Suppress to hide the stack data table and the associated columns selected for display via the Stack Data Columns... command.

	Suppress	
	Stack Data Columns	
\checkmark	Show Drills (Stack Table)	
~	Show Thickness Totals	
~	Show Stackup Cost	
~	Show Hatch Profile Data	
	Show Finishing Class Data	
~	Show Expanded Drills (will widen materials column)	
	Show Stackup Thickness	>
	Show Stackup Thickness Tolerance Value As	>
\checkmark	Show Stackup Thickness (Solder mask-Solder mask)	
~	Show Stackup Thickness (Laminate-Laminate)	
	Stackup Thickness Decimal Accuracy	>

Stack Data Columns...

Choose Stack Data Columns... to select and order the data columns available for the stack as required.

Select a column from the Available Columns list, move it to the Selected Columns list and use the Up and Down buttons to order the displayed columns.

📥 Select Stack Table Columns		-		×
Selected Columns		Available Columns		
Description Copper Layer Type	<	Supplier Supplier Description		^
Base Thickness Processed Thickness Resin Content	~~	Stock Number Type Min Trace Width		
er Loss Tangent	Up	Tolerance Tg		
Impedance ID Finish Thickness	Down	Td Ink Thickness Color		1
Copper Coverage Isolation Distance Isolation Distance (Summed)	Delete	Mask Thickness Data Filenames		
	Clear All	Cost Lead Time		~
		ОК	Cancel	

The stack data table is displayed in selected column order:

r			Stack up	Description	Copper Layer Type	Base Thickness	Processed Thickness	Resin Content	ध	Loss Tangent	Impedance ID	Finish Thickness	Copper Coverage	Isolation Distance	Isolation Distance (Summed)
				Liquid PhotoImageable Mask			25.400		4.000	0.0195					
				Copper Foil	Signal	17.780	17.780				1,2	17.780	0.000		
	1 3	ERE		PrePreg 1080		76.200	49.530	60.000	4.200	0.0195		76.200		49.530	49.530
					Signal	35.560	35.560					35.560	0.000		
				FR4 Core	Plane	76.200 35.560	76.200 35.560	60.000	4.200	0.0195		76.200 35.560	0.000	76.200	76.200
				PrePreg 3080		76,200	70.510	60.000	4.200	0.0195		76,200		70.510	352.552
	11			PrePreg 1651		152.400	141.021	47.000	4.200	0.0195		152.400		141.021	
	11			PrePreg 1651		152.400	141.021	47.000	4.200	0.0195		152.400		141.021	
	1510.28			FR4 Core	Signal	35.560 304.800	35.560 304.800	46.000	4.200	0.0195	3	35.560 304,800	0.000	304.800	304,800
	5 4			PR4 Core	Signal	35.560	35.560	46.000	4.200	0.0195		35.560	0.000	304.800	304.800
				 PrePreg 1651		152.400	141.021	47.000	4.200	0.0195		152.400		141.021	352.552
				PrePreg 1651		152.400	141.021	47.000	4.200	0.0195		152.400		141.021	
				PrePreg 3080		76.200	70.510	60.000	4.200	0.0195		76.200		70.510	
				FR4 Core	Plane	35.560 76.200	35.560 76.200	60.000	4.200	0.0195		35.560 76.200	0.000	76.200	76.200
					Signal	35.560	35.560					35.560	0.000		
				PrePreg 1080		76.200	49.530	60.000	4.200	0.0195		76.200		49.530	49.530
	🛨 🚺			Copper Foil	Signal	17.780	17.780				4	17.780	0.000		
				Liquid PhotoImageable Mask			25.400		4.000	0.0195					

Use the Show Drills (Stack Table) command to show or hide the drills in the stackup graphic in the Stack Table.

The Thickness Totals provides optional display of the sum of materials thicknesses, copper, dielectric, solder mask and the stackup – with and without the solder mask thickness.

Copper Thickness = 284.480 | Dielectric Thickness = 1261.364 | Solder Mask Thickness = 50.800 Stack Up Thickness = 1545.844 | Stack Up Thickness with Soldermask = 1596.644


Use the Show Stackup Cost option to display the cost in the stack summary.

Select Show Hatch Profile Data to include the hatch pitch and width and copper area percentage in the stack summary.


The Show Finishing Class Data displays the copper finishing class specified from the list of Copper Finishing classes – either a Copper Coverage Fishing Class or a Simple Percentage Finishing Class – depending on which finishing method was chosen via the Tools|Set Finishing Method.

Show Expanded Drills

By default, the Stack Data Table shows just the first six drill slots in the stack (Stackup Columns in the Add Drill dialog), although up to eleven drill slots may have been defined. Use Show Expended Drills to view all defined drill slots.




Standard Drill display



Expanded Drill display

Use the Show Stackup Thickness commands to display or hide the target or calculated values of total stack thickness.



Values can optionally include solder mask and laminate thicknesses.

When the target value of the Stackup thickness is chosen the Stackup Thickness Tolerance values can be displayed as percentages of the target stack thickness or as actual values.

Choose Stackup Thickness Accuracy to display accuracy by number of decimal places.

Controlled Impedance Data Table

Use the Controlled Impedance Data Table options to show or hide the controlled impedance structures and parameters.

Suppress
Impedance Data Columns
Show Structures-by-Layer Separator
Sort Structures in SE/Diff Order Per Layer

Impedance Data columns can be selected for display and ordered as required. Choose the parameters for display from the Available Columns pane and change the order of display using the Up and Down buttons.

📥 Select Controlled Impedance Tabl	e Columns	- 0	×
Selected Columns		Available Columns	
Structure Image Structure Name	<	Impedance ID Impedance Signal Layer	^
Target Impedance Lower Trace Width (W1) Upper Trace Width (W2)	~	Broadside 2nd Layer Trace Separation (S1) Trace Pitch (S1+ W1)	
Trace Thickness (T1) Substrate 1 Height (H1)	Up	Lower Ground Strip Width (G1) Upper Ground Strip Width (G2)	
Substrate 2 Height (H2) Ref. Plane 1 in Layer	Down	Trace Offset (O1) Ground Strip Separation (D1)	
Ref. Plane 2 in Layer Coating Above Substrate (C1)	Delete	Calculated Impedance Tol (+/- %) Substrate 3 Height (H3)	
	Clear All	Substrate 4 Height (H4) Substrate 1 Dielectric (Er1)	~
		OK Cance	el

Grouping structures by layer

Within the Impedance Data Table structures can be grouped by layer; choose Show Structures-By-Layer Separator. The Separator will add a black structure separator bar on the print out between structure groups, allowing the structures to be sorted by layer number rather than the order that the structures are added to the stack.

Structure Image	Structure Name	Target Impedance	Calculated Impedance	Lower Trace Width (W1)	Upper Trace Width (W2)	Trace Thickness (T1)	Substrate 1 Height (H1)	Substrate 2 Height (H2)	Ref. Plane 1 in Layer	Ref. Plane 2 in Layer	Coating Above Substrate (C1)
	Coated Microstrip 1B	75.000	75.870	114.300	88.900	17.780	161.290	0.000	3	0	25.400
	Edge Coupled Coated Microstrip 1B	100.000	100.350	215.900	190.500	17.780	161.290	0.000	3	0	25.400
	Edge Coupled Offset Stripline 1B1A	100.000	101.280	184.150	158.750	35.560	692.912	388.112	3	6	0.000
	Coated Microstrip 1B	75.000	75.870	114.300	88.900	17.780	161.290	0.000	6	0	25.400

Sorting impedance structures by type

The technical report, by default, prints the structures within a layer in the order in which they were added to the stack.

In the example stack below the structures were added to the stack in the order shown.

2 Coated Microstrip 1B 1 3 0 4.500 3.500 0.000 75.000 10.0	Impedance ID	Structure Image	Structure Name	Impedance Signal Layer	Ref. Plane 1 in Layer	Ref. Plane 2 in Layer	Lower Trace Width (W1)	Upper Trace Width (W2)	Trace Separation (S1)	Target Impedance	Tol (+/- %)	Calculated Impedance
	1		Edge Coupled Coated Microstrip 1B	1	3	0	8.500	7.500	8.115	100.000	10.000	100.350
3 Coated Microstrip 1B 1 3 0 11.476 0.000 50.000 10.0	2		Coated Microstrip 1B	1	3	0	4.500	3.500	0.000	75.000	10.000	75.870
	3		Coated Microstrip 1B	1	3	0	11.476	10.476	0.000	50.000	10.000	49.520
4 Edge Coupled Coated Microstrip 1B 1 3 0 12.542 11.542 10.000 85.000 10.0	4		Edge Coupled Coated Microstrip 1B	1	3	0	12.542	11.542	10.000	85.000	10.000	85.220

Structures within each layer can be grouped by type, single ended and differential.


To sort the structures by type choose the Sort Structures by SE/Diff Order per Layer; the structures within each layer will be ordered in single ended then differential order as shown in the graphic below.

П

Impedance ID	Structure Image	Structure Name	Impedance Signal Layer	Ref. Plane 1 in Layer	Ref. Plane 2 in Layer	Lower Trace Width (W1)	Upper Trace Width (W2)	Trace Separation (S1)	Target Impedance	Tol (+/- %)	Calculated Impedance
2		Coated Microstrip 1B	1	3	0	4.500	3.500	0.000	75.000	10.000	75.870
3		Coated Microstrip 1B	1	3	0	11.476	10.476	0.000	50.000	10.000	49.520
1		Edge Coupled Coated Microstrip 1B	1	3	0	8.500	7.500	8.115	100.000	10.000	100.350
4		Edge Coupled Coated Microstrip 1B	1	3	0	12.542	11.542	10.000	85.000	10.000	85.220

Frequency dependent loss graphs

Speedstack Si provides graphing and tabular display of the frequency dependent properties of each controlled impedance structure in the stackup. The technical report includes the option of displaying the loss v frequency graph of every structure in the stackup – see below.



When the technical report is selected for print Speedstack recalculates and displays the loss v frequency for the frequency dependent properties of each structure in the stackup.


The display for each structure includes the structure graphic and the associated frequency dependent parameters, the substrate causal extrapolation reference points, the surface roughness method and settings and the losses and attenuation at the user defined frequency of interest.

From the Options menu, choose Frequency Dependent Loss Graphs|Suppress to toggle display of frequency dependent loss graphs and tables. Drill DataTable

Use the Drill Data Table command to show or hide the table of drill parameters and to select and order parameter values for display.

📥 Select Drill Table Columns		- 0	×
Selected Columns		Available Columns	
Drill Image 1st Layer	<	Fill Type Hole Count	^
2nd Layer Column Position	<<	Different Hole Sizes Minimum Size	
Drill Type Back Drill Must Cut Layer No Back Drill Must Not Cut Layer No	Up	Data Filenames Minimum Pad Size Minimum Drill Size	
Back Dhii Must Not Cut Layer No	Down	Minimum Drill Size Tolerance Minimum Barrel Wall Thickne	ss
	Delete	Back Drill Maximum Distance Back Drill Minimum Distance Back Drill Primary Drill Size	
	Clear All	Drill Notes-1 Drill Notes-2	~
		ок с	ancel


Use the Sort Drills... command to order the drill table – drills can be sorted by start-end layer order or creation order.






Showing expanded drills

Speedstack can display up to eleven drill columns in a stack though six columns are often sufficient. Use Show Expanded Drills to toggle between wide stack and narrow stack image mode. Selecting the narrow stackup image frees up the horizontal space for more data columns. Speedstack displays a warning if drills exist beyond column six and narrow stack mode is selected,





Bill of Materials Table

Speedstack's Technical Report incorporates the Bill of Material (BOM) table with the stock-number displayed optionally as a barcode. The table contains fields for Total Quantity (No. Panels * Stack Quantity) and Total Cost (Unit Cost * Total Quantity.)

Supplier	Supplier Description	Description	Туре	Stock Number	Stack Quantity	Unit Cost	Stack Cost	Total Quantity	Total Cos
Polar Samples	SM/001	Liquid PhotoImageable Mask	SolderMask		2	0.00	0.00	2	0.0
Polar Samples	FO/001	Copper Foil	Copper		2	1.00	2.00	2	2.00
Polar Samples	PP/001	PrePreg 1080	Dielectric		2	1.00	2.00	2	2.00
Polar Samples	CO/005	FR4 Core	FR4		2	5.00	10.00	2	10.0
Polar Samples	PP/002	PrePreg 3080	Dielectric		2	2.00	4.00	2	4.0
Polar Samples	PP/004	PrePreg 1651	Dielectric		4	4.00	16.00	4	16.00
Polar Samples	CO/020	FR4 Core	FR4		1	20.00	20.00	1	20.0
							54.00	-	54.0

The table includes totals for the Stack Cost and the Total Cost columns.

A summary section presents 3 values: No. of Panels, Circuits Per Panel and Price Per Circuit. The No. of Panels and Circuits Per Panel can be entered by the user at any time or optionally at the start of each print session.

From the Options menu choose B.O.M. Data Table | Panels / Circuits per Panel...



	_		×
Enter the following data required (BOM) table.	d for the Bill	of Materi	als
Number of Panels	1		
Circuits per Panel	1		
Always show this at the star	rt of a print :	session	
		0	kay

Price Per Circuit is a calculated value (Total Stack Cost / Circuits Per Panel).

Bill of Materials Table columns can be selected for display and ordered as required. Choose the parameters for display from the Available Columns pane and change the order of display using the Up and Down buttons.

📥 Select Bill of Materials Table Colur	nns	_		\times
Selected Columns Supplier Description Description Type Stock Number Stack Quantity Unit Cost Stack Cost Total Quantity Total Cost	< Up Down Delete	Available Columns		^
	Clear All			\sim
		ОК	Can	cel

From the Options menu choose B.O.M. Data Table to display or suppress the table. The Suppress command toggles the B.O.M. table on and off in the report.

B.O.M. Data Table	•	Suppress			
		Stock Number	•	1	Show as Barcode
		Panels / Circuits per Panel			Barcode Font and Start/Stop

Stock numbers can be displayed in alpha-numeric form or as barcodes. Choose Stock Number|Show as Barcode to toggle the Stock Number display between barcodes or alphanumeric text.

Description	Туре	Stock Number	Stack Quantity	Unit Cost
Liquid PhotoImageable Mask	SolderMask		2	0.00
Copper Foil	Copper		2	1.00
PrePreg 1080	Dielectric		2	1.00
FR4 Core	FR4		2	5.00
PrePreg 3080	Dielectric		2	2.00
PrePreg 1651	Dielectric		4	4.00
FR4 Core	FR4		1	20.00

Choosing the bar code font

From the Stock Number command choose Barcode Font and Start/Stop Character. The Select Barcode font and Start/Stop Marker Characters dialog is displayed.



Choose the font and font size and the start / stop character as appropriate. (The barcode font must already installed on the host computer.)

Choosing the start/stop character

The Start/Stop character is a requirement for certain barcode types such as Code 39 (also referred to as Code 3 of 9, Code 3/9, Type 39, etc.) The Code 39 asterisk character is normally reserved as a start/stop character rendering the data a valid barcode.

As an example, if the Stock-Number is 123-456, selecting the Asterisk option will add enclosing asterisks to the Stock-Number so that the barcode is valid. (In some instances asterisks may already be included in the Stock-Number in which case choose the None option.)

There are other situations where another character may be used. Exercise caution when determining the appropriate font choice and start/stop character to use. In the event that an inappropriate font is chosen, the results may be unpredictable.

Footer

The report footer section is an optional item and may be displayed or suppressed (hidden).

Footer	Suppress
	Enable Expanded Footer
	Override Footer Label

Suppressing the footer

When the Footer section is suppressed the space is used for other data, often reducing the number of pages required for the technical report.

StackName: M-Board	Version: V19.05	Revision:	Modification:	Date of Revision:	Editor		
Date: 12 June 2019	Associated Documents:	Rev #1	Coll	1 Dec 2018	JB		
Author: B Johnson		Rev #2	Data Net	1 Apr 2019	JB	Page 1/X	
Department: Eng							
Site: North Side							

Using the expanded footer

Use the Expanded Footer option to allow longer and more descriptive stack names to be displayed.

StackName: Controller M-Board MWPD1636						
Version: V19.05	Associated Documents:	Revision:	Modification:	Date of Revision:		
Date: 12 June 2019		Rev #1	Coll	1 Dec 2018		
Author: B Johnson		Rev #2	Data Net	1 Apr 2019		
Department: Eng						
Site: North Side						

Overriding the footer labels

The labels in the footer may be changed to reflect the stackup design workflow and organisational structure.

Choose Footer | Override Footer Label...

The Override Footer Labels dialog is displayed:

📒 Override Footer Labels	_		×
Override the labels shown in the	e footer of t	he printo	ut
Version			
Drawing No			
Date			
Author			
Designer			
Department			
Site			
Office			
Clear		Oka	У

The new labels will be reflected in the footer:

	me: Controller M-Board MWPD1636				
Drawing	No: 19.05				
	June 2019				
Designe	r: B Johnson				
Department Eng					
Office:	North Side				

Note Field Aliases

Note Field Aliases allows for the free-text note fields (for the Stack and Controlled impedance tables) to be given descriptive names.

Print Order

Use the Print Order dialog to move the Controlled Impedance Table, Drill Tables and Notes sections up or down within the report.

Print Order	_	×
Stackup Table Controlled Impedance Table Drills Table Bill of Materials (B.O.M.) Table Notes Notes		 Jp own
		 ose

Note: the Stack/Materials data Table cannot be reordered and must remain the first item in the print order.

General options

Polar Logo	Þ	
User Logo	Þ	
Copyright	Þ	
Data Number Format	F	
Data Alignment	F	
Stack Alignment (Flex-Rigid only)	Þ	
Font Size	F	
Colours		
File Path	Þ	
Margin Guides	۲	

Use the General Options to specify

Polar Logo: toggles the Polar Instruments logo on and off.

User Logo: toggles the user-defined logo on and off (as set in the application configuration).

Copyright: toggles the copyright information on and off and allows copyright test to be edited.

Data Number Format: sets the precision of numeric data in the printout.

Data Alignment: specifies alignment (left, centre, etc.) for stack, impedance and drill data.

Stack Alignment (Flex-Rigid only): – Align to Master Stack allows the vertical position of sub-stacks (printed on separate pages within the report) to be preserved with respect to the master stack; Align to Page Top presents each sub-stack at the top of each page.

Colours: allows for the colours of items within the report to be customised. Click Override Default Colours and Change to specify the new colour. Click Reset All to return to the default colours.

File Path: toggles on and off the file path/file name

Margin Guides: toggles on and off boundary markings (in the user selected units.) These match the Speedstack units selected within the Stackup Editor | Units menu.

The margin guides allow for display of the printable area of the page – which can vary depending upon the device – even though the page size remains the same. (With some devices the report cannot use the full extents of the page.)

Confidential ... notice

The Technical Report includes an optional Confidential notice to be added to the report.

Click Confidential... the Confidential Stamp Options dialog is displayed.

Confidential Stamp O	ptions						×			
Select which location	where you wis	sh 'C	onfide	ntial	to appear.					
Note that some locations may interfere with existing text or logos. It is your										
	responsibility to resolve this by editing the existing text or logos.									
	If you require, you can substitute Confidential with a word of your choosing.									
Otherwise leave the	Otherwise leave the field blank.									
	CON	EID			1					
C Proyer File (MCP-8) Specific Despired on Target										
Law Backa	Polician Description	- tar	Partnerst at	Loss Tanget	e begedenne () Alt Rober (
	Print Sergious Sciences (don't Print Sergious Louis Production and Made	Mart Sutton Mark								
	Pole Sergies Coppe Put Pole Sergies Cherring Pole Sergies Put/100 1000	Caser Char Datable	2100 3108	8-01/17 8-01/05						
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Pair Sergion Fill (see	754		10.00						
	Polar Sarahas Pol ² ng 300 Polar Sarahas Pol ² ng 101	Overse Overse	2116 4208	8-0-95 8-0-95						
· · · · · · · · · · · · · · · · · · ·	Pole-Sergies Pulling Mill	Cutoffic .	1.60							
	Pain Sergine Puring 1871 Pain Sergine Puring 1871	Culture Culture	5.552 4.008	10.00						
	Pointenane Parting 2010	Owtome	2176 4200	10.00						
	Pole Sergies 110 (pre Pole Sergies Parting 120	rite Databas	1.400	1010						
	Pain Samples Coppe Full Pain Samples Logid Publicagedia Real	Caser	8768	10.00						
	Copper Protocols - 6.600 pilotestes Protocol Copper Courses Planting (Inco. Class 7 - 1		and the Party of		in Padrana - Dr. 300 y Rain In Padrana	uti Settemat - El Mi				
Territory Standards	Transformer Transformer									
Temp D Readow Network	1									
Carlos Munaria II										
	,									
Cap Could Participa 104							2			
							4			
Intifactor Made	Terment		Sector Mathematics	. 19	in difference (1964	CONFIDENTIAL				
lon Ling Ling	Association 4					Dolour	-0			
100	CONFIDENTIAL	1				II CARGON				
ALC 12 1										
Alternative word										
Confidential										
Location 1				LL	location 3					
Location 2				<u>ا</u> ک	location 4					
						Close	1			
						Close				

The notice wording may be changed from Confidential to other text as appropriate.

The specified text may be displayed in up to four predefined locations as shown in the dialog.

Click the check box for each required location.